数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCK2010R 数据表(PDF) 3 Page - NXP Semiconductors

部件名 PCK2010R
功能描述  CK98R 100/133MHz RCC spread spectrum system clock generator
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCK2010R 数据表(HTML) 3 Page - NXP Semiconductors

  PCK2010R Datasheet HTML 1Page - NXP Semiconductors PCK2010R Datasheet HTML 2Page - NXP Semiconductors PCK2010R Datasheet HTML 3Page - NXP Semiconductors PCK2010R Datasheet HTML 4Page - NXP Semiconductors PCK2010R Datasheet HTML 5Page - NXP Semiconductors PCK2010R Datasheet HTML 6Page - NXP Semiconductors PCK2010R Datasheet HTML 7Page - NXP Semiconductors PCK2010R Datasheet HTML 8Page - NXP Semiconductors PCK2010R Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 18 page
background image
Philips Semiconductors
Product specification
PCK2010R
CK98R (100/133MHz) RCC spread spectrum
system clock generator
1999 Oct 19
3
PIN DESCRIPTION
PIN NUMBER
SYMBOL
FUNCTION
2,3
REF [0–1]
3.3 V 14.318 MHz clock output
5
XTAL_IN
14.318 MHz crystal input
6
XTAL_OUT
14.318 MHz crystal output
8
PCICLK_F
3.3 V free running PCI clock
9, 11, 12, 14, 15, 17, 18
PCICLK [1–7]
3.3 V PCI clock outputs
21, 22, 25, 26
3V66 [0–3]
3.3 V fixed 66 MHz clock outputs
28
SEL133/100
Select input pin for enabling 133 MHz or 100 MHz CPU outputs.
H = 133 MHz, L = 100 MHz
30
48 MHz USB
3.3 V fixed 48 MHZ clock output
32, 33
SEL [0–1]
Logic select pins. TTL levels.
34
SPREAD
3.3 V LVTTL input. Enables spread spectrum mode when held LOW.
35
PWRDWN
3.3 V LVTTL input. Device enters powerdown mode when held LOW.
36
CPUSTOP
3.3 V LVTTL input. Stops all CPU clocks and 3V66 clocks when held LOW. CPUDIV_2
output remains on all the time.
37
PCISTOP
3.3 V LVTTL input. Stops all PCI clocks except PCICLK_F when held LOW.
41, 42, 45, 46
CPUCLK [0–3]
2.5 V CPU output. 133 MHz or 100MHz depending on state of input pin SEL133/100.
49, 50
CPUDIV_2 [0–1]
2.5 V output running at 1/2 CPU clock frequency. 66 MHz or 50 MHz depending on
state of input pin SEL133/100.
53, 54, 55
IOAPIC [0–2]
2.5 V clock outputs running divide synchronous with the CPU clock frequency. Fixed
16.67 MHz limit.
4, 10, 16, 23, 27, 31, 39
VDD3V
3.3 V power supply.
1, 7, 13, 19, 20, 24, 29,
38, 40, 44, 48, 52
VSS
Ground
43, 47, 51, 56
VDD25V
2.5 V power supply
NOTE:
1. VDD3V, VDD25V and VSS in the above tables reflects a likely internal POWER and GROUND partition to reduce the effects of internal noise
on the performance of the device. In reality, the platform will be configured with the VDD25V pins tied to a 2.5 V supply, all remaining VDD pins
tied to a common 3.3 V supply and all VSS pins being common.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com