| 数据搜索系统,热门电子元器件搜索 |
|
PDIUSBH11 数据表(PDF) 2 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PDIUSBH11 数据表(HTML) 2 Page - NXP Semiconductors |
|
2 / 26 page ![]() Philips Semiconductors Product specification PDIUSBH11 Universal Serial Bus Hub 2 1997 Aug 01 853–1968 18238 FEATURES • Complies with the Universal Serial Bus specification Rev. 1.0 • Four downstream ports with per packet connectivity • Embedded function with two endpoints (control and interrupt) • Integrated FIFO memory for hub and embedded function • Automatic protocol handling • Versatile I2C interface • Allows software control of monitor • Compliant with USB Human Interface and Display Device Class • Single 3.3V supply with 5V tolerant I/O DESCRIPTION The Philips Semiconductors PDIUSBH11 is a compound USB hub IC (hub plus embedded function). It is used in a microcontroller based system and communicates with the system microcontroller over the I2C serial bus. This modular approach to implementing a hub and embedded function allows the designer to maintain the system microcontroller of choice and retain existing architecture. This cuts down development time and offers the most cost-effective solution. Ideal applications for the IC include computer monitors and keyboards. The PDIUSBH11 conforms to the USB specification 1.0 and I2C serial interface specification. It is also compliant with the USB Human Input Device and Monitor Control Class specifications. The embedded function of the PDIUSBH11 appears as PORT1 to the host system and the four downstream ports are numbered 2 through 5. ORDERING INFORMATION PACKAGES TEMPERATURE RANGE OUTSIDE NORTH AMERICA NORTH AMERICA PKG. DWG. # 32-pin plastic SO 0 °C to +70°C PDIUSBH11 D PDIUSBH11 D SOT287-1 32-pin plastic SDIP 0 °C to +70°C PDIUSBH11 NB PDIUSBH11 NB SOT232-1 BLOCK DIAGRAM ANALOG TX/RX PORT CONTROL ANALOG TX/RX PORT CONTROL ANALOG TX/RX PORT CONTROL ANALOG TX/RX PORT CONTROL GENERAL PORT CONTROLLER HUB REPEATER END OF FRAME TIMERS ANALOG TX/RX PHILIPS SIE INTEGRATED RAM BIT CLOCK RECOVERY MEMORY MANAGEMENT UNIT I2C SLAVE INTERFACE 48 MHz FULL SPEED INTERRUPT SDA SCL LED ENABLE D– D+ LED ENABLE D– D+ LED ENABLE D– D+ LED ENABLE D– D+ DOWNSTREAM PORT 2 DOWNSTREAM PORT 3 DOWNSTREAM PORT 4 DOWNSTREAM PORT 5 D+ D– UPSTREAM PORT SV00226 NOTE: 1. This is a conceptual block diagram and does not include each individual signal. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |