TCS34713FN datasheet(17/39 Pages) OSRAM

17 / 39 page

Page 16

ams Datasheet

Document Feedback

[v1-01] 2018-Mar-27

State Diagram

Figure 20 shows a more detailed flow for the state machine. The

device starts in the sleep mode. The PON bit is written to enable

the device. A 2.4ms delay will occur before entering the start

state. If the WEN bit is set, the state machine will cycle through

the wait state. If the WLONG bit is set, the wait cycles are

extended by 12× over normal operation. When the wait counter

terminates, the state machine will step to the RGBC state.

The AEN should always be set. In this case, a minimum of 1

integration time step should be programmed. The RGBC state

machine will continue until it reaches the terminal count, at

which point the data will be latched in the RGBC register and

the interrupt set, if enabled.

Figure 20:

Expanded State Diagram

Wait

Check

PON = 1

PON = 0

Sleep

ALS

Check

Wait

Start

WEN = 1

ALS

Delay

AEN = 1

1 to 256steps

Step: 2.4 ms

Time: 2.4 ms − 614 ms

WLONG = 0

1 to 256 steps

Step: 2.4 ms

Time: 2.4 ms − 614 ms

Minimum − 2.4 ms

WLONG = 1

1 to 256 steps

Step: 29 ms

Time: 29 ms − 7.4 s

Minimum − 29 ms

Time: 2.4 ms

TCS34713FN 数据表(PDF) 17 Page - OSRAM GmbH

TCS34713FN 数据表(HTML) 17 Page - OSRAM GmbH

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表下载