| 数据搜索系统,热门电子元器件搜索 |
|
TCS34727FN 数据表(PDF) 23 Page - OSRAM GmbH |
|
|
|||||||||||||||||||||||||||||
TCS34727FN 数据表(HTML) 23 Page - OSRAM GmbH |
|
23 / 41 page ![]() Page 22 ams Datasheet Document Feedback [v1-04] 2020-Apr-10 TCS3472 − Register Description Enable Register (0x00) The ENABLE register is used primarily to power the TCS3472 device ON and OFF, and enable functions and interrupts as shown below. Figure 26: Enable Register Notes: 1. See Power Management section for more information. 2. A minimum interval of 2.4 ms must pass after PON is asserted before an RGBC can be initiated. 7 6 5 4 321 0 Reserved AIEN WEN Reserved AEN PON Fields Bits Description Reserved 7:5 Reserved. Write as 0. AIEN 4 RGBC interrupt enable. When asserted, permits RGBC interrupts to be generated. WEN 3 Wait enable. This bit activates the wait feature. Writing a 1 activates the wait timer. Writing a 0 disables the wait timer. Reserved 2 Reserved. Write as 0. AEN 1 RGBC enable. This bit actives the two-channel ADC. Writing a 1 activates the RGBC. Writing a 0 disables the RGBC. PON(1), (2) 0 Power ON. This bit activates the internal oscillator to permit the timers and ADC channels to operate. Writing a 1 activates the oscillator. Writing a 0 disables the oscillator. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |