ADL5521

Preliminary Technical Data

PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS

INP

1

2

3

4

5

6

7

8

OUT

NC

NC

VBIAS

NC

NC

VDD

ADL5521

top view

(not to scale)

Exposed pad

Figure 2. 8-Lead LFCSP

Table 3. Pin Function Descriptions- 8Lead CSP

Pin No.

Mnemonic

Description

1

VBIAS

Bias: Internal DC bias

2

INP

RF Input: Must be AC-coupled.

3,4,5,6

NC

NC: No internal connection

7

OUT

RF Output: Must be AC-coupled.

8

Exposed pad

VDD

EP

Supply: VDD bias needs to be bypassed to ground using

low-inductance capacitors.

Exposed Paddle: Connect to a low impedance ground plane

Rev. Pr

A | Page 4 of 6