数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9516-3/PCBZ 数据表(PDF) 13 Page - Analog Devices

部件名 AD9516-3/PCBZ
功能描述  14-Output Clock Generator with Integrated 2.0 GHz VCO
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9516-3/PCBZ 数据表(HTML) 13 Page - Analog Devices

Back Button AD9516-3/PCBZ Datasheet HTML 9Page - Analog Devices AD9516-3/PCBZ Datasheet HTML 10Page - Analog Devices AD9516-3/PCBZ Datasheet HTML 11Page - Analog Devices AD9516-3/PCBZ Datasheet HTML 12Page - Analog Devices AD9516-3/PCBZ Datasheet HTML 13Page - Analog Devices AD9516-3/PCBZ Datasheet HTML 14Page - Analog Devices AD9516-3/PCBZ Datasheet HTML 15Page - Analog Devices AD9516-3/PCBZ Datasheet HTML 16Page - Analog Devices AD9516-3/PCBZ Datasheet HTML 17Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 84 page
background image
AD9516-3
Rev. 0 | Page 13 of 84
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
TIMING
Clock Rate (SCLK, 1/tSCLK)
25
MHz
Pulse Width High, tHI
16
ns
Pulse Width Low, tLO
16
ns
SDIO to SCLK Setup, tDS
2
ns
SCLK to SDIO Hold, tDH
1.1
ns
SCLK to Valid SDIO and SDO, tDV
8
ns
CS to SCLK Setup and Hold, tS, tH
2
ns
CS Minimum Pulse Width High, tPWH
3
ns
PD, SYNC, AND RESET PINS
Table 15.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
INPUT CHARACTERISTICS
These pins each have a 30 kΩ internal pull-up resistor
Logic 1 Voltage
2.0
V
Logic 0 Voltage
0.8
V
Logic 1 Current
110
μA
Logic 0 Current
1
μA
Capacitance
2
pF
RESET TIMING
Pulse Width Low
50
ns
SYNC TIMING
Pulse Width Low
1.5
High speed clock cycles
High speed clock is CLK input signal
LD, STATUS, REFMON PINS
Table 16.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
OUTPUT CHARACTERISTICS
When selected as a digital output (CMOS); there are other
modes in which these pins are not CMOS digital outputs;
see Table 53, 0x17, 0x1A, and 0x1B
Output Voltage High (VOH)
2.7
V
Output Voltage Low (VOL)
0.4
V
MAXIMUM TOGGLE RATE
100
MHz
Applies when mux is set to any divider or counter output,
or PFD up/down pulse; also applies in analog lock detect
mode; usually debug mode only; beware that spurs may
couple to output when any of these pins are toggling
ANALOG LOCK DETECT
Capacitance
3
pF
On-chip capacitance; used to calculate RC time constant
for analog lock detect readback; use a pull-up resistor
REF1, REF2, AND VCO FREQUENCY STATUS MONITOR
Normal Range
1.02
MHz
Frequency above which the monitor indicates the
presence of the reference
Extended Range
8
kHz
Frequency above which the monitor indicates the
presence of the reference
LD PIN COMPARATOR
Trip Point
1.6
V
Hysteresis
260
mV



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com