 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
LS7566 数据表(PDF) 8 Page - LSI Computer Systems |
|
|
|||||||||||||||||||||||||||||
LS7566 数据表(HTML) 8 Page - LSI Computer Systems |
|
|
8 / 13 page  For VDD = 3.3V ± 10% Parameter Symbol Min. Value Max.Value Unit Remarks Quadrature Mode (See Fig. 4-6) PCK High Pulse Width t1 24 - ns - PCK Low Pulse Width t2 24 - ns - PCK Frequency fpCK - 20 MHz - Filter Clock(ff)Period t3 50 - ns t3 = t1+ t2, MDR0 <7> = 0 t3 100 - ns t3 = t1+ t2, MDR0 <7> = 1 Filter clock frequency ff - 20 MHz ff = 1/t3 Quadrature Separation t4 52 - ns t4 > t3 Quadrature Clock Pulse Width t5 105 - ns t5 > 2t3 Quadrature Clock frequency fQA, fQB - 4.5 MHz fQA = fQB <1/4t3 Quadrature Clock to Count Delay tQ1 4t3 5t3 - - x1 / x2 / x4 Count Clock Pulse Width tQ2 25 - ns tQ2 = t3/2 Quadrature Clock to FLGa delay tfda 4.5t3 5.5t3 ns - Quadrature Clock to FLGb delay tfdb 3t3 4t3 ns - FLGa to INT/ delay tnt 0 - ns - INDX Input Pulse Width tid 60 - ns tid > t4 INDX set-up time tis 10 - ns - INDX hold time tih 10 - ns - FLGa Output Width tfw 50 - ns tfw ≈ t4 Non-Quadrature Mode (See Fig. 7-8) Clock A - High Pulse Width t6 24 - ns - Clock A - Low Pulse Width t7 24 - ns - Direction Input B Set-up Time t8s 24 - ns - Direction Input B Hold Time t8 20 - ns - Clock Frequency fA - 20 MHz fA = (1/ (t6 + t7)) Clock to FLGa Out Delay t9 - 40 ns - FLGa Out Pulse Width t10 24 - ns t10 = t7 INDX Pulse Width t11 30 - ns - 7566-112904-8 For VDD = 5V ±10% Parameter Symbol Min. Value Max.Value Unit Remarks Quadrature Mode (See Fig. 4-6) PCK High Pulse Width t1 12 - ns - PCK Low Pulse Width t2 12 - ns - PCK Frequency fpCK - 40 MHz - Filter Clock (ff) Period t3 25 - ns t3 = t1+ t2, MDR0 <7> = 0 t3 50 - ns t3 = t1+ t2, MDR0 <7> = 1 Filter clock frequency ff - 40 MHz - Quadrature Separation t4 26 - ns t4 > t3 Quadrature Clock Pulse Width t5 52 - ns t5 > 2t3 Quadrature Clock frequency fQA, fQB - 9.6 MHz fQA = fQB < 1/4t3 Quadrature Clock to Count Delay tQ1 4t3 5t3 - - x1 / x2 / x4 Count Clock Pulse Width tQ2 12 - ns tQ2 = t3/2 Quadrature Clock to FLGa delay tfda 4.5t3 5.5t3 ns - Quadrature Clock to FLGb delay tfdb 3t3 4t3 ns - FLGa to INT/ delay tnt 0 - ns - INDX Input Pulse Width tid 32 - ns tid > t4 INDX set-up time tis 5 - ns - INDX hold time tih 5 - ns - FLGa Output Width tfw 24 - ns tfw ≈ t4 Non-Quadrature Mode (See Fig. 7-8) Clock A - High Pulse Width t6 12 - ns - Clock A - Low Pulse Width t7 12 - ns - Direction Input B Set-up Time t8 12 - ns - Direction Input B Hold Time t8 10 - ns - Clock Frequency fA - 40 MHz fA = (1/ (t6 + t7)) Clock to FLGa Out Delay t9 - 20 ns - FLGa Out Pulse Width t10 12 - ns t10 = t7 INDX Pulse Width t11 15 - ns - |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
