| 数据搜索系统,热门电子元器件搜索 |
|
M93C76-RBN3TG 数据表(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M93C76-RBN3TG 数据表(HTML) 22 Page - STMicroelectronics |
|
22 / 31 page ![]() M93C86, M93C76, M93C66, M93C56, M93C46 22/31 Table 23. AC Characteristics (M93Cx6-R) Note: 1. tCHCL + tCLCH ≥ 1 / fC. 2. Chip Select Input (S) must be brought Low for a minimum of tSLSH between consecutive instruction cycles. 3. This product is under development. For more information, please contact your nearest ST sales office. Test conditions specified in Table 13. and Table 11. Symbol Alt. Parameter Min.(3) Max.(3) Unit fC fSK Clock Frequency D.C. 1 MHz tSLCH Chip Select Low to Clock High 250 ns tSHCH tCSS Chip Select Set-up Time 50 ns tSLSH (2) tCS Chip Select Low to Chip Select High 250 ns tCHCL (1) tSKH Clock High Time 250 ns tCLCH (1) tSKL Clock Low Time 250 ns tDVCH tDIS Data In Set-up Time 100 ns tCHDX tDIH Data In Hold Time 100 ns tCLSH tSKS Clock Set-up Time (relative to S) 100 ns tCLSL tCSH Chip Select Hold Time 0 ns tSHQV tSV Chip Select to Ready/Busy Status 400 ns tSLQZ tDF Chip Select Low to Output Hi-Z 200 ns tCHQL tPD0 Delay to Output Low 400 ns tCHQV tPD1 Delay to Output Valid 400 ns tW tWP Erase/Write Cycle time 10 ms |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |