56855 datasheet(21/52 Pages) FREESCALE

部件名	56855

功能描述	16-bit Digital Signal Controllers

PDF	52 Pages

Scroll/Zoom	100%

制造商	FREESCALE [Freescale Semiconductor, Inc]

网页	http://www.freescale.com

标志

21 / 52 page

Supply Voltage Sequencing and Separation Cautions

56855 Technical Data, Rev. 6

Freescale Semiconductor

Figure 4-1 Maximum Run IDDTOTAL vs. Frequency (see Notes 1. and 5. in Table 4-4)

4.3 Supply Voltage Sequencing and Separation Cautions

Figure 4-2 shows two situations to avoid in sequencing the VDD and VDDIO, VDDA supplies.

Running core and performing external memory access. Clock at 120 MHz.

When VDD drops below VEI max value, an interrupt is generated.

Power-on reset occurs whenever the digital supply drops below 1.8V. While power is ramping up, this signal remains active

for as long as the internal 2.5V is below 1.8V no matter how long the ramp up rate is. The internally regulated voltage is typically

100 mV less than VDD during ramp up until 2.5V is reached, at which time it self-regulates.

120

150

100

120

EMI Mode5

MAC Mode1

56855 数据表(PDF) 21 Page - Freescale Semiconductor, Inc