数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

RF2483PCBA 数据表(PDF) 8 Page - RF Micro Devices

部件名 RF2483PCBA
功能描述  LOW NOISE DUAL-BAND QUADRATURE MODULATOR WITH AGC
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RFMD [RF Micro Devices]
网页  http://www.rfmd.com
标志 RFMD - RF Micro Devices

RF2483PCBA 数据表(HTML) 8 Page - RF Micro Devices

Back Button RF2483PCBA Datasheet HTML 4Page - RF Micro Devices RF2483PCBA Datasheet HTML 5Page - RF Micro Devices RF2483PCBA Datasheet HTML 6Page - RF Micro Devices RF2483PCBA Datasheet HTML 7Page - RF Micro Devices RF2483PCBA Datasheet HTML 8Page - RF Micro Devices RF2483PCBA Datasheet HTML 9Page - RF Micro Devices RF2483PCBA Datasheet HTML 10Page - RF Micro Devices RF2483PCBA Datasheet HTML 11Page - RF Micro Devices RF2483PCBA Datasheet HTML 12Page - RF Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
5-38
RF2483
Rev A8 060203
Pin
Function
Description
Interface Schematic
1VCC3
Supply for RF output circuits.
2VCC2
Supply for modulator and biasing circuits.
3ISIG P
In phase I channel positive baseband input port. Best performance is
achieved when the ISIGP and ISIGN are driven differentially. The rec-
ommended CW differential drive level (VISIGP-VISIGN) is 800mVP-P.
This input should be DC-biased at 1.2V±0.05V. The common-mode
DC coltage on the ISIGP and ISIGN input signals is used to bias the
modulator. In sleep mode an internal FET switch is opened, the input
goes high impedance and the modulator is de-biased. The input imped-
ance is typically 5.5k
Ω at low frequencies and at higher frequencies
can be modeled as 50
Ω in series with 12pF to ground.
Phase or amplitude errors between the ISIGP and ISIGN signals may
result in the even order distortion of the modulation in the output spec-
trum.
DC offsets between the ISIGP and ISIGN signals will result in
increased carrier leakage. Small DC offsets may be deliberately
applied between the ISIGP/ISIGN and QSIGP/QSIGN inputs to cancel
out LO leakage. The optimum corrective DC offsets will change with
mode, frequency and gain control.
Common-mode noise on the ISIGP and ISGN should be kept low as it
may degrade the noise performance of the modulator.
Phase offsets may be applied between the I and Q channels to improve
the sideband suppression performance.
4ISIG N
In phase I channel negative baseband input port. See ISIGP.
5
ENABLE
Enables power to the device.
CMOS input.
Logic 1 (1.4V to VCC)=Enabled.
Logic 0 (0V to 0.5V)=Powered Down.
6VCC1
Supply for the LO buffers and quadrature network.
The sideband suppression is a function of the VCC1 voltage. The inclu-
sion of R3 (39
Ω) lowers the voltage on VCC1 by around 400mV and
results an improvement in sideband suppression but around a 0.2dB
increase in noise at 20MHz offset.
VCC3
RF Output
Amplifier
VCC2
Modulator and
VGA
VCC2
V
CC2
12 pF
50
Ω
V
CC2
12 pF
50
Ω
V
CC2
VCC1
LO Quadrature
Generator and
Buffers
GND1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com