数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DML3010ALFDS-7 数据表(PDF) 9 Page - Diodes Incorporated

部件名 DML3010ALFDS-7
功能描述  SINGLE-CHANNEL SMART LOAD SWITCH
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  DIODES [Diodes Incorporated]
网页  http://www.diodes.com
标志 DIODES - Diodes Incorporated

DML3010ALFDS-7 数据表(HTML) 9 Page - Diodes Incorporated

Back Button DML3010ALFDS-7 Datasheet HTML 4Page - Diodes Incorporated DML3010ALFDS-7 Datasheet HTML 5Page - Diodes Incorporated DML3010ALFDS-7 Datasheet HTML 6Page - Diodes Incorporated DML3010ALFDS-7 Datasheet HTML 7Page - Diodes Incorporated DML3010ALFDS-7 Datasheet HTML 8Page - Diodes Incorporated DML3010ALFDS-7 Datasheet HTML 9Page - Diodes Incorporated DML3010ALFDS-7 Datasheet HTML 10Page - Diodes Incorporated DML3010ALFDS-7 Datasheet HTML 11Page - Diodes Incorporated DML3010ALFDS-7 Datasheet HTML 12Page - Diodes Incorporated  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
DML3010ALFDS
Document number: DS45667 Rev. 2 - 2
8 of 12
www.diodes.com
June 2024
© 2024 Copyright Diodes Incorporated. All Rights Reserved.
DML3010ALFDS
Application Information
General Description
The DML3010ALFDS is a single-channel load switch which integrates PG indicator in an 8-pin V-DFN2020-8 (Type N) package. The device contains
an N-channel MOSFET that can operate over an input-voltage range of 0.5V to 20V and can support a maximum continuous current of 10.5A. The
wide input-voltage range and high-current capability enable the device which can be used across multiple designs and end equipment. 10
mΩ on-
resistance minimizes the voltage drop across the load switch and power loss from the load switch.
Integrated PG indicator notifies the system about the status of the load switch to facilitate seamless power sequencing. During shutdown, the device
has very low leakage current, thereby reducing unnecessary leakages for downstream modules during standby. The DML3010ALFDS also has a
100Ω on-chip resistor embedded on BLEED pin for quick discharge of the output when switch is disabled.
Enable Control
The DML3010ALFDS device allows for enabling the MOSFET in an active-high configuration. When the VCC supply pin has an adequate voltage
applied and the EN pin is at logic-high level, the MOSFET will be enabled. Similarly, when the EN pin is at logic-low level, the MOSFET will be
disabled. An internal pulldown resistor to ground on the EN pin ensures that the MOSFET will be disabled when not being driven.
Power Sequencing
The DML3010ALFDS device functions with fixed power sequence. The performance of output turn-on delay may vary from what is specified. To
achieve the specified performance, recommended power sequences are:
1.)
VCC → VIN → VEN
2.)
VIN → VCC → VEN
Load Bleed (Quick Discharge)
The DML3010ALFDS device has an internal bleed discharge device, which is used to bleed the charge off from the load to ground after the MOSFET
is disabled. The bleed discharge device is enabled whenever the MOSFET is disabled. The MOSFET and the bleed device are never concurrently
active.
The BLEED pin must be connected to VOUT either directly or through an external resistor, REXT. REXT should not exceed 1kΩ and can be used to
increase the total bleed resistance.
To ensure that the power dissipated across RBLEED is kept at a safe level, dissipated power of RBLEED needs to be detail calculated. The maximum
continuous power that can be dissipated across RBLEED is 0.4W. REXT can be used to decrease the amount of power dissipated across RBLEED.
Power Good
The DML3010ALFDS device has a power-good output (PG) that can be used to indicate when the gate of the MOSFET is driven high and the switch
is on with the on-resistance close to its final value (full load ready). The PG pin is an active-high, open-drain output that requires an external pullup
resistor, RPG, greater than or equal to 1kΩ to an external voltage source, VTERM, compatible with input levels of those devices connected to this pin.
Table 1 contains PG turn-on time values measured on a typical device. PG turn-on time shown below are valid for the power-up sequence 1.
Table 1. PG Turn-On Time
VCC = 5V, CL = 0.1µF, RL = 10Ω, RPG = 10kΩ, +25°C
VVIN = 20V
VVIN = 12V
VVIN = 5V
VVIN = 3.3V
VVIN = 1.8V
tPG_ON (ms)
1.16
0.88
0.66
0.6
0.55
The power-good output can be used as the enable signal for other active-high devices in the system. This allows for guaranteed by design power
sequencing and reduces the number of enable signals needed from the system controller. If the power-good feature is not used in the application,
the PG pin should be tied to GND.
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com