数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SZF2002 数据表(PDF) 21 Page - NXP Semiconductors

部件名 SZF2002
功能描述  Low voltage 8-bit microcontroller with 6-kbyte embedded RAM
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

SZF2002 数据表(HTML) 21 Page - NXP Semiconductors

Back Button SZF2002 Datasheet HTML 17Page - NXP Semiconductors SZF2002 Datasheet HTML 18Page - NXP Semiconductors SZF2002 Datasheet HTML 19Page - NXP Semiconductors SZF2002 Datasheet HTML 20Page - NXP Semiconductors SZF2002 Datasheet HTML 21Page - NXP Semiconductors SZF2002 Datasheet HTML 22Page - NXP Semiconductors SZF2002 Datasheet HTML 23Page - NXP Semiconductors SZF2002 Datasheet HTML 24Page - NXP Semiconductors SZF2002 Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 76 page
background image
1998 Aug 26
21
Philips Semiconductors
Product specification
Low voltage 8-bit microcontroller with
6-kbyte embedded RAM
SZF2002
12.4
Timer/Counter 2 Mode Register (T2MOD)
Table 8
Timer/Counter 2 Mode Register (SFR address C9H)
Description of T2MOD bits
Table 9
Timer 2 operating modes; note 1
Note
1. X = don’t care
76543210
−−
RCLK1
TCLK1
T2RD
T2OE
DCEN
BIT
SYMBOL
DESCRIPTION
7
These 2 bits are reserved.
6
5
RCLK1
Receive Clock 1 flag. Reserved for future UART2. When set, causes the UART to use
Timer 2 overflow pulses. RCLK1 = 0, causes Timer 1 overflow pulses to be used.
4
TCLK1
Transmit Clock 1 flag. Reserved for future UART2. When set, causes the UART to use
Timer 2 overflow pulses. TCLK1 = 0, causes Timer 1 overflow pulses to be used.
3
This bit is reserved.
2
T2RD
Timer 2 Read flag. This bit is set by hardware if following a TL2 read and before a TH2
read, TH2 is incremented. It is reset on the trailing edge of the next TL2 read.
1
T2OE
Timer 2 Output Enable. When set, output is activated to output a clock at the T2 pin
(Clock output mode).
0
DCEN
Down Count Enable. When set, this allows Timer 2 to be configured as an up/down
counter.
RCLK0 + TCLK0 + RCLK1 + TCLK1
CP/RL2
T2OE
C/T2
MODE
0
0
0
X
16-bit Auto-reload
0
1
0
X
16-bit Capture
1
X
X
X
Baud Rate Generator



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com