| 数据搜索系统,热门电子元器件搜索 |
|
PL611S-08-XXXTC-R 数据表(PDF) 4 Page - PhaseLink Corporation |
|
|
|||||||||||||||||||||||||||||
PL611S-08-XXXTC-R 数据表(HTML) 4 Page - PhaseLink Corporation |
|
4 / 8 page ![]() (Preliminary)PL611s-08 Low-Power Programmable Quick Turn Clock T M 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 12/12/06 Page 4 ELECTRICAL SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS PARAMETERS SYMBOL MIN. MAX. UNITS Supply Voltage Range VDD -0.5 7 V Input Voltage Range VI -0.5 VDD +0.5 V Output Voltage Range VO -0.5 VDD +0.5 V Soldering Temperature (Green package) 260 °C Data Retention @ 85°C 10 Year Storage Temperature TS -65 150 °C Ambient Operating Temperature* -40 85 °C Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above the operational limits noted in this specification is not implied. *Operating temperature is guaranteed by design. Parts are tested to commercial grade only. AC SPECIFICATIONS PARAMETERS CONDITIONS MIN. TYP. MAX. UNITS Crystal Input Frequency (XIN) Fundamental Crystal 10 50 MHz Input (FIN) Frequency Reference Clock 1 100 MHz Input (FIN) Signal Amplitude Internally AC coupled (High Frequency) 0.9 VDD Vpp Input (FIN) Signal Amplitude Internally AC coupled (Low Frequency) 3.3V <50MHz, 2.5V <40MHz, 1.8V <15MHz 0.1 VDD Vpp @ VDD =3.3V MHz @ VDD =2.5V MHz Output Frequency @ VDD =1.8V 75 MHz Settling Time At power-up (after VDD increases over 1.62V) 2 ms OE Function; Ta=25º C, 15pF Load 10 ns Output Enable Time PDB Function; Ta=25º C, 15pF Load 2 ms VDD Sensitivity Frequency vs. VDD +/-10% -2 2 ppm Output Rise Time 15pF Load, 10/90% VDD, High Drive, 3.3V 1.2 1.7 ns Output Fall Time 15pF Load, 90/10% VDD, High Drive, 3.3V 1.2 1.7 ns Duty Cycle PLL Enabled, @ VDD /2 45 50 55 % Period Jitter,Pk-to-Pk* (measured from 10,000 samples) With capacitive decoupling between VDD and GND. 70 ps * Note: Jitter performance depends on the programming parameters. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |