数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PL611S-19-XXXTC-R 数据表(PDF) 2 Page - PhaseLink Corporation

部件名 PL611S-19-XXXTC-R
功能描述  0.5kHz-55MHz MHz to KHz Programmable ClockTM
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PLL [PhaseLink Corporation]
网页  http://www.phaselink.com
标志 PLL - PhaseLink Corporation

PL611S-19-XXXTC-R 数据表(HTML) 2 Page - PhaseLink Corporation

  PL611S-19-XXXTC-R Datasheet HTML 1Page - PhaseLink Corporation PL611S-19-XXXTC-R Datasheet HTML 2Page - PhaseLink Corporation PL611S-19-XXXTC-R Datasheet HTML 3Page - PhaseLink Corporation PL611S-19-XXXTC-R Datasheet HTML 4Page - PhaseLink Corporation PL611S-19-XXXTC-R Datasheet HTML 5Page - PhaseLink Corporation PL611S-19-XXXTC-R Datasheet HTML 6Page - PhaseLink Corporation PL611S-19-XXXTC-R Datasheet HTML 7Page - PhaseLink Corporation PL611S-19-XXXTC-R Datasheet HTML 8Page - PhaseLink Corporation  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
(Preliminary)PL611s-19
0.5kHz-55MHz MHz to KHz Programmable Clock
TM
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 12/12/06 Page 2
KEY PROGRAMMING PARAMETERS
CLK
Output Frequency
Output Drive Strength
Programmable
Input/Output
FOUT = FREF * M / (R * P)
Where M = 8 bit
R = 5 bit
P = 14 bit
CLK0 = FOUT, FREF or FREF / (2*P)
CLK1 = FREF, FREF/2, CLK0 or CLK0/2
Three optional drive strengths to
choose from:
• Low: 4mA
• Std: 8mA (default)
• High: 16mA
One output pin can be configured as:
• OE - input
• FSEL - input
• PDB – input
HiZ or Active Low disabled state
PIN CONFIGURATION AND DESCRIPTION
Pin Assignment
Name
DFN
Pin#
SC70
Pin#
SOT
Pin #
Type
Description
CLK1
2
1
1
I/O
Programmable Clock Output
GND
3
5
2
P
GND connection
FIN
1
3
3
I
Reference input pin
OE, PDB,
FSEL
6
2
4
O
This programmable I/O pin can be configured as an Output Enable (OE)
input, Power Down input (PDB) or On-the-Fly Frequency Switching
Selector (FSEL). This pin has an internal 60K
pull up resistor for OE,
PDB & FSEL.
The OE and PDB features can be programmed to allow the output to float
(Hi Z), or to operate in the ‘Active low’ mode.
VDD
5
4
5
P
VDD connection
CLK0
4
6
6
O
Programmable Clock Output
OE AND PDB FUNCTION DESCRIPTION
OE
PDB
Osc.
PLL
CLK0
CLK1
1
N/A
On
On
On
On
0
N/A
On
Off
HiZ or Active Low
On
N/A
1
On
On
On
On
N/A
0
Off
Off
HiZ or Active Low
HiZ or Active Low
Note: HiZ or Active Low states are programmable functions and will be set per request.
1
2
3
4
5
6
CLK1
GND
FIN
VDD
OE, PDB, FSEL
CLK0
DFN
DFN
DFN
DFN----6
6
6
6L
L
L
L
((((2
2
2
2....0
0
0
0mmx
mmx
mmx
mmx1
1
1
1....3
3
3
3mmx
mmx
mmx
mmx0
0
0
0....6
6
6
6mm
mm
mm
mm))))
SOT
SOT
SOT
SOT23
23
23
23----6
6
6
6L
L
L
L
((((3
3
3
3....0
0
0
0mmx
mmx
mmx
mmx3
3
3
3....0
0
0
0mmx
mmx
mmx
mmx1
1
1
1....35
35
35
35mm
mm
mm
mm))))
1
2
3
4
5
6
VDD
GND
CLK0
OE, PDB, FSEL
SC
SC
SC
SC70
70
70
70----6
6
6
6L
L
L
L
((((2
2
2
2....3
3
3
3mmx
mmx
mmx
mmx2
2
2
2....25
25
25
25mmx
mmx
mmx
mmx1
1
1
1....0
0
0
0mm
mm
mm
mm))))
FIN
CLK1
FIN
OE, PDB, FSEL
GND
VDD
CLK0
CLK1
1
2
3
6
5
4



Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com