| 数据搜索系统,热门电子元器件搜索 |
|
STPMIC25 数据表(PDF) 101 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STPMIC25 数据表(HTML) 101 Page - STMicroelectronics |
|
101 / 145 page ![]() 6.5.13 LDO4 MAIN mode control register (LDO4_MAIN_CR) Table 66. LDO4_MAIN_CR 7 6 5 4 3 2 1 0 INPUT_SRC[1:0] reserved reserved reserved reserved reserved EN R/W R/W R R R R R R/W • Address: 0x55 • Default: 0b0000000X where X depends on the value programmed in the NVM • Description: LDO4 MAIN mode control register. This register is initialized to the default value in the CHECK&LOAD state. The user can write to these registers to control enable or to force the power input source of LDO4, which is applied to the MAIN mode (see Section 5.4.6). [7:6] INPUT_SRC[1:0]: force power input source 00: automatic input source selection (the higher voltage is automatically selected) 01: supply input source is VIN 10: supply input source is VBUS 11: automatic input source selection (the higher voltage is automatically selected) [5:1] reserved [0] EN: 0: LDO4 is disabled 1: LDO4 is enabled The default value is defined in the LDO4_RANK[2:0] bit field of the NVM_LDOs_RANK_SHR2 NVM shadow registers. If LDO4_RANK[2:0] = 0, LDO4 is disabled at power-up. If LDO4_RANK[2:0] = y (with 6 > y > 0), LDO4 is enabled at power-up at rank y (see Section 5.2) STPMIC25 Register descriptions DS14278 - Rev 3 page 101/145 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |