数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

24C32-/SP 数据表(PDF) 5 Page - Microchip Technology

部件名 24C32-/SP
功能描述  32K 5.0V I2C Smart Serial EEPROM
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

24C32-/SP 数据表(HTML) 5 Page - Microchip Technology

  24C32-/SP Datasheet HTML 1Page - Microchip Technology 24C32-/SP Datasheet HTML 2Page - Microchip Technology 24C32-/SP Datasheet HTML 3Page - Microchip Technology 24C32-/SP Datasheet HTML 4Page - Microchip Technology 24C32-/SP Datasheet HTML 5Page - Microchip Technology 24C32-/SP Datasheet HTML 6Page - Microchip Technology 24C32-/SP Datasheet HTML 7Page - Microchip Technology 24C32-/SP Datasheet HTML 8Page - Microchip Technology 24C32-/SP Datasheet HTML 9Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 14 page
background image
 2004 Microchip Technology Inc.
DS21061H-page 5
24C32
3.6
Device Addressing
A control byte is the first byte received following the
start condition from the master device. The control byte
consists of a four bit control code; for the 24C32 this is
set as 1010 binary for read and write operations. The
next three bits of the control byte are the device select
bits (A2, A1, A0). They are used by the master device
to select which of the eight devices are to be accessed.
These bits are in effect the three most significant bits of
the word address. The last bit of the control byte (R/W)
defines the operation to be performed. When set to a
one a read operation is selected, and when set to a
zero a write operation is selected. The next two bytes
received define the address of the first data byte
(Figure 3-3). Because only A11..A0 are used, the upper
four address bits must be zeros. The most significant
bit of the most significant byte of the address is trans-
ferred first. Following the start condition, the 24C32
monitors the SDA bus checking the device type identi-
fier being transmitted. Upon receiving a 1010 code and
appropriate device select bits, the slave device outputs
an acknowledge signal on the SDA line. Depending on
the state of the R/W bit, the 24C32 will select a read or
write operation.
FIGURE 3-2:
CONTROL BYTE
ALLOCATION
Operation
Control
Code
Device Select
R/W
Read
1010
Device Address
1
Write
1010
Device Address
0
SLAVE ADDRESS
1
0
1
0
A2
A1
A0
R/W
A
START
READ/WRITE
FIGURE 3-3:
ADDRESS SEQUENCE BIT ASSIGNMENTS
1
010
A
2
A
1
A
0 R/W
0
000
A
11
A
10
A
9
A
7
A
0
A
8
••
•
•
••
SLAVE
ADDRESS
DEVICE
SELECT
BUS
CONTROL BYTE
ADDRESS BYTE 1
ADDRESS BYTE 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com