| 数据搜索系统,热门电子元器件搜索 |
|
24LC64XT-E/ST 数据表(PDF) 3 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
24LC64XT-E/ST 数据表(HTML) 3 Page - Microchip Technology |
|
3 / 24 page ![]() 2002 Microchip Technology Inc. DS21189F-page 3 24AA64/24LC64 1.2 AC C haracteristics AC CHARACTERISTICS V CC = +1.8V to +5.5V Industrial (I): T AMB = -40°C to +85°C Automotive (E): T AMB = -40°C to +125°C Param. No. Sym Characteristic Min Max Units Conditions 1F CLK Clock frequency — — 400 100 kHz 2.5V ≤ VCC ≤ 5.5V 1.8V ≤ VCC < 2.5V (24AA64) 2 T HIGH Clock high time 600 4000 — — ns 2.5V ≤ VCC ≤ 5.5V 1.8V ≤ VCC < 2.5V (24AA64) 3T LOW Clock low time 1300 4700 — — ns 2.5V ≤ VCC ≤ 5.5V 1.8V ≤ VCC < 2.5V (24AA64) 4T R SDA and SCL rise time (Note 1) — — 300 1000 ns 2.5V ≤ VCC ≤ 5.5V 1.8V ≤ VCC < 2.5V (24AA64) 5T F SDA and SCL fall time — 300 ns (Note 1) 6T HD:STA START condition hold time 600 4000 — — ns 2.5V ≤ VCC ≤ 5.5V 1.8V ≤ VCC < 2.5V (24AA64) 7T SU:STA START condition setup time 600 4700 — — ns 2.5V ≤ VCC ≤ 5.5V 1.8V ≤ VCC < 2.5V (24AA64) 8T HD:DAT Data input hold time 0 — ns (Note 2) 9T SU:DAT Data input setup time 100 250 — — ns 2.5V ≤ VCC ≤ 5.5V 1.8V ≤ VCC < 2.5V (24AA64) 10 T SU:STO STOP condition setup time 600 4000 — — ns 2.5V ≤ VCC ≤ 5.5V 1.8V ≤ VCC < 2.5V (24AA64) 11 T AA Output valid from clock (Note 2) — — 900 3500 ns 2.5V ≤ VCC ≤ 5.5V 1.8V ≤ VCC < 2.5V (24AA64) 12 T BUF Bus free time: Time the bus must be free before a new transmission can start 1300 4700 — — ns 2.5V ≤ VCC ≤ 5.5V 1.8V ≤ VCC < 2.5V (24AA64) 13 T OF Output fall time from V IH min- imum to V IL maximum 20+0.1C B — 250 250 ns 2.5V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 2.5V (24AA64) 14 T SP Input filter spike suppression (SDA and SCL pins) —50 ns (Notes 1 and 3) 15 T WC Write cycle time (byte or page) —5 ms — 16 — Endurance 1M — cycles 25°C, V CC = 5.0V, Block Mode (Note 4) Note 1: Not 100% tested. C B = total capacitance of one bus line in pF. 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions. 3: The combined T SP and VHYS specifications are due to new Schmitt Trigger inputs which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation. 4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific appli- cation, please consult the Total Endurance Model which can be obtained on Microchip’s website: www.microchip.com. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |