STPM11ATR datasheet(29/43 Pages) STMICROELECTRONICS

29 / 43 page

STPM11/12/13/14

Theory of operation

29/43

7.17

CFGI: Configuration interface

The CFGI interface supports a simple serial protocol, which is implemented in order to

enable the configuration of STPM1x which allows writing the Mode bits and the

configuration bits (temporarily or permanently);

Four pins of the device are dedicated to this purpose: SCS, SYN-NP, SCLNCN, SDATD.

SCS, SYN-NP, SCL-NLC and SDATD are all input pins. A high level signal for these pins

means a voltage level higher than 0.75xVCC, while a low level signal means a voltage value

lower than 0.25xVCC.

The condition in which SCS, SYN-NP and SCL-NLC inputs are set to high level determines

the idle state of the CFGI interface and no data transfer occurs.

– SCS: in the STPM1X, the SYN-NP, SCL-NLC and SDA-TD have the dual task to

provide information on the meter status (see Pin Description table) and to allow CFGI

communication. The SCS pin allows using the above pins for CFGI communication

when it is low and allows the normal operation of SYN-NP, SCL-NLC and SDA-TD

when it is high. In this section, the SYN-NP, SCL-NLC and SDA-TD operation as part

of the CFGI interface is described.

– SYN-NP: this pin allows synchronization of the communication between STPM1x and

the host. See

Figure 19. - for detailed timing of the pin.

– SCL-NLC: it is basically the clock pin of the CFGI interface. This pin function is also

controlled by the SCS status. If SCS is low, SCL-NLC is the input of the serial bit

synchronization clock signal. When SCS is high, SCL-NLC is also high which

determines the idle state of the CFGI.

– SDA-TD is the Data pin. SDA-TD is the input of the serial bit data signal.

Any pin above has internal weak pull up device of nominal 15 A. This means that when a pin

is not forced by external signals, the state of the pin is logic high. A high state of any input

pin above is considered as an idle (not active) state. For the CFGI to operate correctly, the

STPM1X must be correctly supplied as described in the Power Supply section. When SCS

is active (low), signal SDA-TD should change its state at trailing edge of signal SCL-NLC

and the signal SDA-TD should be stable at the next leading edge of signal SCL-NLC. The

first valid bit of SDA-TD always starts with the activation of signal SCL-NLC.

Writing procedure

Each writable bit (Configuration and Mode bits) has its own 6-bit absolute address. For the

configuration bits, the 6-bit address value corresponds to its decimal value, while for the

mode bits, the addresses are the ones indicated in the Mode Signal paragraph (7.16).

In order to change the latch state, a byte of data must be sent to STPM1X via CFGI. This

byte consists of 1-bit data to be latched (msb), followed by 6-bit address of destination latch,

followed by 1-bit don't care data (lsb) which totals 8 bits of command byte.

For example, if we would like to set the configuration bit 52 (additional gain of 8) to 1, we

must convert the decimal 52 to its 6-bit binary value: 110100. The byte command will be

then composed like this:

1 bit DATA value+6-bits address+1 bit (0 or 1) as depicted in

Figure 19. -. In this case the

binary command will be 11101000 (0xE8) or 11101001 (0xE9).

STPM11ATR 数据表(PDF) 29 Page - STMicroelectronics

STPM11ATR 数据表(HTML) 29 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载