| 数据搜索系统,热门电子元器件搜索 |
|
MSC7119 数据表(PDF) 49 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC7119 数据表(HTML) 49 Page - Freescale Semiconductor, Inc |
|
49 / 56 page ![]() Hardware Design Considerations MSC7119 10/100 Mbps Ethernet MAC Data Sheet, Rev. 6 Freescale Semiconductor 49 3.5 DDR Memory System Guidelines MSC7119 devices contain a memory controller that provides a glueless interface to external double data rate (DDR) SDRAM memory modules with Class 2 Series Stub Termination Logic 2.5 V (SSTL_2). There are two termination techniques, as shown in Figure 32. Technique B is the most popular termination technique. Figure 33 illustrates the power wattage for the resistors. Typical values for the resistors are as follows: • RS = 22 Ω •RT = 24 Ω Figure 32. SSTL Termination Techniques Controller Address Command Chip Selects Data Strobes Mask VREF VTT Generator DDR Bank DDR Bank VTT SSTL_2 SSTL_2 SSTL_2 RS RT RT RS Controller Address Command Chip Selects Data Strobes Mask VTT Generator DDR Bank DDR Bank SSTL_2 SSTL_2 SSTL_2 RS RT RT RS Technique A Technique B |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |