25LC010AT-ESLASHMS datasheet(13/28 Pages) MICROCHIP

13 / 28 page

Preliminary

DS21832C-page 13

25AA010A/25LC010A

3.0

PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1:

PIN FUNCTION TABLE

3.1

Chip Select (CS)

A low level on this pin selects the device. A high level

deselects the device and forces it into Standby mode.

However, a programming cycle which is already

initiated or in progress will be completed, regardless of

the CS input signal. If CS is brought high during a

program cycle, the device will go into Standby mode as

soon as the programming cycle is complete. When the

device is deselected, SO goes to the high-impedance

state, allowing multiple parts to share the same SPI

bus. A low-to-high transition on CS after a valid write

sequence initiates an internal write cycle. After power-

up, a low level on CS is required prior to any sequence

being initiated.

3.2

Serial Output (SO)

The SO pin is used to transfer data out of the

25XX010A. During a read cycle, data is shifted out on

this pin after the falling edge of the serial clock.

3.3

Write-Protect (WP)

The WP pin is a hardware write-protect input pin.

When it is low, all writes to the array or STATUS reg-

ister are disabled, but any other operations function

normally. When WP is high, all functions, including

nonvolatile writes operate normally. At any time, when

WP is low, the write enable reset latch will be reset

and programming will be inhibited. However, if a write

cycle is already in progress, WP going low will not

change or disable the write cycle. See Table 2-4 for

the Write-Protect Functionality Matrix.

3.4

Serial Input (SI)

The SI pin is used to transfer data into the device. It

receives instructions, addresses and data. Data is

latched on the rising edge of the serial clock.

3.5

Serial Clock (SCK)

The SCK is used to synchronize the communication

between a master and the 25XX010A. Instructions,

addresses or data present on the SI pin are latched on

the rising edge of the clock input, while data on the SO

pin is updated after the falling edge of the clock input.

3.6

Hold (HOLD)

The HOLD pin is used to suspend transmission to the

25XX010A while in the middle of a serial sequence

without having to retransmit the entire sequence again.

It must be held high any time this function is not being

used. Once the device is selected and a serial

sequence is underway, the HOLD pin may be pulled

low to pause further serial communication without

resetting the serial sequence. The HOLD pin must be

brought low while SCK is low, otherwise the HOLD

function will not be invoked until the next SCK high-to-

low transition. The 25XX010A must remain selected

during this sequence. The SI, SCK and SO pins are in

a high-impedance state during the time the device is

paused and transitions on these pins will be ignored. To

resume serial communication, HOLD must be brought

high while the SCK pin is low, otherwise serial

communication will not resume. Lowering the HOLD

line at any time will tri-state the SO line.

Name

PDIP, SOIC,

MSOP,

TSSOP,

DFN

Rotated

TSSOP

SOT-

Function

Chip Select Input

Serial Data Output

—

Write-Protect Pin

VSS

Ground

Serial Data Input

SCK

Serial Clock Input

HOLD

—

Hold Input

VCC

Supply Voltage

25LC010AT-E/MS 数据表(PDF) 13 Page - Microchip Technology

25LC010AT-E/MS 数据表(HTML) 13 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表下载