ADA4930-2YCPZ-R7 datasheet(24/25 Pages) AD

24 / 25 page

ADA4930-1/ADA4930-2

Data Sheet

Rev. D | Page 24 of 25

HIGH PERFORMANCE ADC DRIVING

The ADA4930-1/ADA4930-2 provideexcellent performance in

3.3 V single-supply applications.

The circuit shown in Figure 59 is an example of the ADA4930-1

driving an AD9255, 14-bit, 80 MSPS ADC that is specified to

operate with a single 1.8 V supply. The performanceof theADC

is optimizedwhenit is driven differentially, makingthebestuseof

the signal swing availablewithin the 1.8V supply. TheADA4930-1

performs thesingle-ended-to-differential conversion, common-

mode level shifting, and buffering of the driving signal.

The ADA4930-1 is configured for a single-ended input to

differential output with a gain of 2 V/V. The 84.5 Ω termination

resistor, in parallel with the single-endedinput impedance of

95.1 Ω, providesa 50 Ω termination forthesource. Theadditional

31.6 Ω (95 Ω total) at the inverting input balances the parallel

impedanceofthe50 Ω sourceandtheterminationresistorthat

drives the noninverting input.

The VOCM pin is connectedtotheVCMoutput of theAD9255 and

sets theoutput common modeof the ADA4930-1 at 0.9 V.

Note that a dcbias must be addedto the signal source and its

Thevenin equivalent to the gain resistoron the inverting side

to ensure that the inputs of the ADA4930-1 arekept at or above

the specifiedminimuminput common-mode voltageatall times.

The 0.5 V dcbias at the signal source and the 0.314 V dc bias on

the gain resistor at the inverting input set the inputs of the

ADA4930-1 to ~0.48 V dc. With 1 V p-pmaximum signal swing

at the input,the ADA4930-1 inputs swing between 0.36 V and

0.6 V.

For a common-modevoltageof 0.9 V, each ADA4930-1 output

swings between 0.401 V and 1.398 V, providing a 1.994 V p-p

differential output.

A third-order,40 MHz,low-pass filterbetween theADA4930-1

and the AD9255 reduces the noisebandwidth of the amplifier

and isolates the driver outputsfromthe ADC inputs.

The circuit shown in Figure 60 is an example of ½ of an

ADA4930-2 driving ½ of an AD9640, a 14-bit, 80 MSPS

ADC that is specified to operate with a single 1.8 V supply.

The performance oftheADC is optimizedwhen it is driven

differentially, makingthebest use of the signal swing available

within the 1.8 V supply.The ADA4930-2performsthesingle-

ended-to-differential conversion, common-mode level shifting,

and buffering of the driving signal.

The ADA4930-2 is configured for a single-ended input to

differential output with a gain of 2 V/V. The 88.5 Ω termination

resistor, in parallel with the single-endedinput impedance of

114.75 Ω, provides a 50 Ω termination for the source. The

increased gain resistanceat theinverting input balances the50 Ω

source resistanceand thetermination resistor that drives the

noninverting input.

The VOCM pin is connectedtotheCML outputoftheAD9640 and

sets theoutput common modeof the ADA4930-2 at 1 V.

The 739 Ω resistors between each input and the 3.3 V supply

provide the necessary dcbias to guaranteecompliancewith the

input common-moderangeof the ADA4930-2.

For a common-mode voltage of 1 V, each ADA4930-2 output

swings between 0.501 V and 1.498 V, providing a 1.994 V p-p

differential output.

A third-order, 40 MHz, low-pass filter between the ADA4930-2

and the AD9640 reduces the noise bandwidth of the amplifier

and isolates the driver outputsfromthe ADC inputs.

1.8V

DRVDD

AVDD

VIN–

VIN+

AD9255

AGND

VCM

D11 TO

90pF

30pF

168nH

33Ω

50Ω

VIN

1V p-p

95Ω

0.314V

63.4Ω

VOCM

3.3V

ADA4930-1

0.5V

84.5Ω

301Ω

Figure 59. Driving an AD9255, 14-Bit, 80 MSPS ADC

1.8V

DRVDD

AVDD

VIN–

VIN+

AD9640

AGND

CML

D11 TO

90pF

30pF

168nH

50Ω

VIN

1V p-p

96.2Ω

64.2Ω

33Ω

739Ω

VOCM

3.3V

ADA4930-2

88.5Ω

301Ω

Figure 60. Driving an AD9640, 14-Bit, 80 MSPS ADC

ADA4930-2YCPZ-R7 数据表(PDF) 24 Page - Analog Devices

ADA4930-2YCPZ-R7 数据表(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

数据表下载