PT7C4050 datasheet(3/13 Pages) PERICOM

3 / 13 page

|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||

PT0239L (06/07)

Ver: 0

Data Sheet

PT7C4050

PLL with Integrated VCXO

Pin Description

Sym

Description

Crystal oscillator connected between X1 and X2

Control voltage input. It controls crystal oscillator (VCXO).

Not connected.

AGND

Analog ground.

OPN

Negative input. terminal to internal operational amplifier.

OPOUT

Output. terminal of internal operational amplifier.

OPP

Positive input. terminal to internal operational amplifier.

S1, S2, S3 Options for selectable divider N

LOS-IN1

(LOSIN)

TTL input. Internal pull down. Normally this pin is connected to OUT1 and selects REF-CLK1

input

PHO

Output. signal produced by phase detector of data.

REF-CLK1

(DATAIN)

Input clock signal. to phase detector

(TTL switching thresholds for recovering DATAIN)

FB-CLK

(CLKIN)

TTL switching thresholds input. Connected to external feedback clock.

DGND

Digital ground.

LOS

Loss of signal detection. for DATAIN input. Refer to LOS detection description.

RCLK

(CLK-OUT3)

Output recovered clock.

RDATA

(CLK-OUT4)

Output recovered data stream.

DVDD

Digital power supply.

20*1

CLK-OUT2

Output clock of internal VCXO frequency controlled by S3, S2, S1 while S4 set logic high

HIZ

TTL input. When set to a logic low, output pins CLK-OUT1, CLK-OUT2, RCLK, and RDATA

buffers are set to high-impedance state. When set to logic high or no connection, the device

functions and output pins CLK-OUT1, CLK-OUT2, RCLK, and RDATA etc. are active. This input

has an internal pull-up resistor.

CLK-OUT1

Output clock. of internal VCXO or half VCXO frequency, controlled by SEL-OUT1.

23*2

SEL-OUT1

CMOS input. ‘LO’ selects half of internal VCO frequency. ‘HI’ selects internal VCO frequency.

Internal pull up.

GND

Ground.

AVDD

(XT-VDD)

Analog power supply.

Not connected.

Crystal oscillator connected between X1 and X2

Note:

*1: S3, S2, S1 option for selectable divider N, Please refer to Table 1

*2: SEL-OUT1 option for VCXO or half VCXO output freq. Please refer to Table 2

( ): For pin11/13/14/17/18/25, die option

PT7C4050 数据表(PDF) 3 Page - Pericom Semiconductor Corporation

PT7C4050 数据表(HTML) 3 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

数据表下载