数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC16F505-E/ST 数据表(PDF) 73 Page - Microchip Technology

部件名 PIC16F505-E/ST
功能描述  8/14-Pin, 8-Bit Flash Microcontrollers
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC16F505-E/ST 数据表(HTML) 73 Page - Microchip Technology

Back Button PIC16F505-E/ST Datasheet HTML 69Page - Microchip Technology PIC16F505-E/ST Datasheet HTML 70Page - Microchip Technology PIC16F505-E/ST Datasheet HTML 71Page - Microchip Technology PIC16F505-E/ST Datasheet HTML 72Page - Microchip Technology PIC16F505-E/ST Datasheet HTML 73Page - Microchip Technology PIC16F505-E/ST Datasheet HTML 74Page - Microchip Technology PIC16F505-E/ST Datasheet HTML 75Page - Microchip Technology PIC16F505-E/ST Datasheet HTML 76Page - Microchip Technology PIC16F505-E/ST Datasheet HTML 77Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 100 page
background image
© 2007 Microchip Technology Inc.
Preliminary
DS41236C-page 71
PIC12F508/509/16F505
TABLE 10-1:
DC CHARACTERISTICS: PIC12F508/509/16F505 (Industrial, Extended)
DC CHARACTERISTICS
Standard Operating Conditions (unless otherwise specified)
Operating temperature
-40°C
≤ TA ≤ +85°C (industrial)
-40°C
≤ TA ≤ +125°C (extended)
Operating voltage VDD range as described in DC specification
Param
No.
Sym
Characteristic
Min
Typ†
Max
Units
Conditions
VIL
Input Low Voltage
I/O ports:
D030
with TTL buffer
Vss
0.8V
V
For all 4.5
≤ VDD ≤ 5.5V
D030A
Vss
0.15 VDD
V
Otherwise
D031
with Schmitt Trigger buffer
Vss
0.15 VDD
V
D032
MCLR, T0CKI
Vss
0.15 VDD
V
D033
OSC1 (in EXTRC)
Vss
0.15 VDD
V
(Note1)
D033
OSC1 (in HS)
Vss
0.3 VDD
V
(Note1)
D033
OSC1 (in XT and LP)
Vss
0.3
V
(Note1)
VIH
Input High Voltage
I/O ports:
D040
with TTL buffer
2.0
VDD
V4.5
≤ VDD ≤ 5.5V
D040A
0.25 VDD
+ 0.8 VDD
—VDD
V
Otherwise
D041
with Schmitt Trigger buffer
0.85 VDD
—VDD
V
For entire VDD range
D042
MCLR, T0CKI
0.85 VDD
—VDD
V
D043
OSC1 (in EXTRC)
0.85 VDD
—VDD
V
(Note1)
D043
OSC1 (in HS)
0.7 VDD
—VDD
V
(Note1)
D043
OSC1 (in XT and LP)
1.6
VDD
V
D070
IPUR
GPIO weak pull-up current(4)
TBD
250
TBD
μAVDD = 5V, VPIN = VSS
IIL
Input Leakage Current(2), (3)
D060
I/O ports
± 1
μAVss ≤ VPIN ≤ VDD, Pin at high-impedance
D061
GP3/RB3/MCLRI(5)
——
± 30
μAVss ≤ VPIN ≤ VDD
D061A
GP3/RB3/MCLRI(6)
——
± 5
μAVss ≤ VPIN ≤ VDD
D063
OSC1
± 5
μAVss ≤ VPIN ≤ VDD, XT, HS and LP oscillator
configuration
Output Low Voltage
D080
I/O ports/CLKOUT
0.6
V
IOL = 8.5 mA, VDD = 4.5V, -40
°C to +85°C
D080A
0.6
V
IOL = 7.0 mA, VDD = 4.5V, -40
°C to +125°C
D083
OSC2
0.6
V
IOL = 1.6 mA, VDD = 4.5V, -40
°C to +85°C
D083A
0.6
V
IOL = 1.2 mA, VDD = 4.5V, -40
°C to +125°C
Output High Voltage
D090
I/O ports/CLKOUT(3)
VDD – 0.7
V
IOH = -3.0 mA, VDD = 4.5V, -40
°C to +85°C
D090A
VDD – 0.7
V
IOH = -2.5 mA, VDD = 4.5V, -40
°C to +125°C
D092
OSC2
VDD – 0.7
V
IOH = -1.3 mA, VDD = 4.5V, -40
°C to +85°C
D092A
VDD – 0.7
V
IOH = -1.0 mA, VDD = 4.5V, -40
°C to +125°C
Capacitive Loading Specs on
Output Pins
D100
OSC2 pin
15
pF
In XT, HS and LP modes when external clock is
used to drive OSC1.
D101
All I/O pins and OSC2
50
pF
Legend:
TBD = To Be Determined.
Data in “Typ” column is at 5V, 25
°C unless otherwise stated. These parameters are for design guidance only and are not tested.
Note
1:
In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC12F508/509/
16F505 be driven with external clock in RC mode.
2:
The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating
conditions. Higher leakage current may be measured at different input voltages.
3:
Negative current is defined as coming out of the pin.
4:
Does not include GP3/RB3. For GP3/RB3 see parameters D061 and D061A.
5:
This specification applies to GP3/RB3/MCLR configured as external MCLR and GP3/RB3/MCLR configured as input with internal pull-up
enabled.
6:
This specification applies when GP3/RB3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit
is higher than the standard I/O logic.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com