 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
FT2232D 数据表(PDF) 7 Page - Future Technology Devices International Ltd. |
|
|
|||||||||||||||||||||||||||||
FT2232D 数据表(HTML) 7 Page - Future Technology Devices International Ltd. |
|
|
7 / 56 page  DS2232D Version 0.91 © Future Technology Devices International Ltd. 2006 Page of 51 FT2232D Dual USB UART / FIFO I.C. x8 Clock Multiplier Serial Interface Engine ( SIE ) USB Protocol Engine Dual Port RX Buffer 384 Bytes Dual Port TX Buffer 128 bytes 3.3 Volt LDO Regulator USB Transceiver USB DPLL 6MHZ Oscillator 48MHz 12MHz XTIN XTOUT USBDP USBDM 3V3OUT VCC PWREN# PWRCTL EEPROM Interface EECS EESK EEDATA Dual Port RX Buffer 384 Bytes Dual Port TX Buffer 128 bytes ADBUS0 ADBUS1 ADBUS2 ADBUS3 ADBUS4 ADBUS5 ADBUS6 ADBUS7 ACBUS0 ACBUS1 ACBUS2 ACBUS3 BDBUS0 BDBUS1 BDBUS2 BDBUS3 BDBUS4 BDBUS5 BDBUS6 BDBUS7 BCBUS0 BCBUS1 BCBUS2 BCBUS3 TEST GND Multi- Purpose UART / FIFO Controller Multi- Purpose UART / FIFO Controller Baud Rate Generator 48MHz Baud Rate Generator 48MHz RESET# RESET GENERATOR RSTOUT# 3V3OUT SI/WUA SI/WUB Channel A Channel B 3.0 Simplified Block Diagram 3.1 Functional Block Descriptions • 3.3V LDO Regulator The 3.3V LDO Regulator generates the 3.3 volt reference voltage for driving the USB transceiver cell output buffers. It requires an external decoupling capacitor to be attached to the 3V3OUT regulator output pin. It also provides 3.3V power to the RSTOUT# pin. The main function of this block is to power the USB Transceiver and the Reset Generator Cells rather than to power external logic. However, external circuitry requiring 3.3V nominal at a current of not greater than 5mA could also draw its power from the 3V3OUT pin if required. • USB Transceiver The USB Transceiver Cell provides the USB 1.1 / USB 2.0 full-speed physical interface to the USB cable. The output drivers provide 3.3 volt level slew rate control signalling, whilst a differential receiver and two single ended receivers provide USB data in, SEO and USB Reset condition detection. • USB DPLL The USB DPLL cell locks on to the incoming NRZI USB data and provides separate recovered clock and data signals to the SIE block. Figure 1 - FT2232D Simplified Block Diagram |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
