数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS5366 数据表(PDF) 22 Page - Cirrus Logic

部件名 CS5366
功能描述  114 dB, 192 kHz, 6-Channel A/D Converter
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS5366 数据表(HTML) 22 Page - Cirrus Logic

Back Button CS5366 Datasheet HTML 18Page - Cirrus Logic CS5366 Datasheet HTML 19Page - Cirrus Logic CS5366 Datasheet HTML 20Page - Cirrus Logic CS5366 Datasheet HTML 21Page - Cirrus Logic CS5366 Datasheet HTML 22Page - Cirrus Logic CS5366 Datasheet HTML 23Page - Cirrus Logic CS5366 Datasheet HTML 24Page - Cirrus Logic CS5366 Datasheet HTML 25Page - Cirrus Logic CS5366 Datasheet HTML 26Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 41 page
background image
22
DS626F2
CS5366
4.5
Serial Audio Interface (SAI) Format
The SAI port consists of two timing pins (SCLK, LRCK/FS) and four audio data output pins (SDOUT1/TDM,
SDOUT2, SDOUT3/TDM and SDOUT4). The CS5366 output is serial data in I²S, Left-Justified (LJ), or Time
Division Multiplexed (TDM) digital audio interface formats. These formats are available to the user in both
Stand-Alone Mode and Control Port Mode.
4.5.1 I²S and LJ Format
The I²S and LJ formats are both two-channel protocols. During one LRCK period, two channels of data are
transmitted, odd channels first, then even. The MSB is always clocked out first.
In Slave Mode, the number of SCLK cycles per channel is fixed as described under “Serial Audio Interface
- I²S/LJ Timing” on page 15. In Slave Mode, if more than 32 SCLK cycles per channel are received from a
master controller, the CS5366 will fill the longer frame with trailing zeros. If fewer than 24 SCLK cycles per
channel are received from a master, the CS5366 will truncate the serial data output to the number of SCLK
cycles received. For a complete overview of serial audio interface formats, please refer to Cirrus Logic Ap-
plication Note AN282.
Figure 10. I²S Format
Figure 11. LJ Format
Odd Channels 1,3, ...
Even Channels 2,4, ...
LRCK
receiver latches data on rising edges of SCLK
SDOUT
SCLK
MSB
...
LSB
MSB
...
LSB
MSB
Odd Channels 1,3, ...
Even Channels 2,4, ...
LRCK
receiver latches data on rising edges of SCLK
MSB
...
LSB
MSB
MSB
...
LSB
SDOUT
SCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com