CS8420-CS datasheet(2/94 Pages) CIRRUS

2 / 94 page

DS245F4

CS8420

TABLE OF CONTENTS

1. CHARACTERISTICS AND SPECIFICATIONS ...................................................................................... 6

SPECIFIED OPERATING CONDITIONS .............................................................................................. 6

ABSOLUTE MAXIMUM RATINGS ........................................................................................................ 6

PERFORMANCE SPECIFICATIONS .................................................................................................... 7

DIGITAL FILTER CHARACTERISTICS .................................................................................................7

DC ELECTRICAL SPECIFICATIONS .................................................................................................... 7

DIGITAL INPUT CHARACTERISTICS ..................................................................................................8

DIGITAL INTERFACE SPECIFICATIONS ............................................................................................. 8

TRANSMITTER CHARACTERISTICS .................................................................................................. 8

SWITCHING CHARACTERISTICS ....................................................................................................... 8

SWITCHING CHARACTERISTICS - SERIAL AUDIO PORTS .............................................................. 9

SWITCHING CHARACTERISTICS - CONTROL PORT - SPI™ MODE ............................................. 10

SWITCHING CHARACTERISTICS - CONTROL PORT - I²C® MODE ............................................... 11

2. TYPICAL CONNECTION DIAGRAM ................................................................................................... 12

3. GENERAL DESCRIPTION ................................................................................................................... 13

4. DATA I/O FLOW AND CLOCKING OPTIONS ..................................................................................... 14

5. SAMPLE RATE CONVERTER (SRC) .................................................................................................. 18

5.1 Dither ............................................................................................................................................. 18

5.2 SRC Locking, Varispeed and the Sample Rate Ratio Register ..................................................... 18

6. THREE-WIRE SERIAL AUDIO PORTS ...............................................................................................19

7. AES3 TRANSMITTER AND RECEIVER .............................................................................................. 22

7.1 AES3 Receiver ............................................................................................................................... 22

7.1.1 PLL, Jitter Attenuation, and Varispeed .................................................................................. 22

7.1.2 OMCK Out On RMCK ........................................................................................................... 22

7.1.3 Error Reporting and Hold Function ........................................................................................22

7.1.4 Channel Status Data Handling .............................................................................................. 23

7.1.5 User Data Handling ............................................................................................................... 23

7.1.6 Non-Audio Auto Detection ..................................................................................................... 24

7.2 AES3 Transmitter ........................................................................................................................... 24

7.2.1 Transmitted Frame and Channel Status Boundary Timing ................................................... 24

7.2.2 TXN and TXP Drivers ............................................................................................................ 25

7.3 Mono Mode Operation ................................................................................................................... 25

8. AES3 TRANSMITTER AND RECEIVER .............................................................................................. 28

8.1 Sample Rate Converter ................................................................................................................. 28

8.2 Non-SRC Delay ............................................................................................................................. 29

9. CONTROL PORT DESCRIPTION AND TIMING ................................................................................. 30

9.1 SPI Mode ....................................................................................................................................... 30

9.2 I²C Mode ........................................................................................................................................ 31

9.3 Interrupts ........................................................................................................................................ 31

10. CONTROL PORT REGISTER BIT DEFINITIONS ............................................................................. 32

10.1 Memory Address Pointer (MAP) .................................................................................................. 32

10.2 Miscellaneous Control 1 (01h) ..................................................................................................... 34

10.3 Miscellaneous Control 2 (02h) ..................................................................................................... 35

10.4 Data Flow Control (03h) ............................................................................................................... 36

10.5 Clock Source Control (04h) .......................................................................................................... 37

10.6 Serial Audio Input Port Data Format (05h) ................................................................................... 38

10.7 Serial Audio Output Port Data Format (06h) ................................................................................39

10.8 Interrupt 1 Register Status (07h) (Read Only) .............................................................................40

10.9 Interrupt Register 2 Status (08h) (Read Only) .............................................................................41

10.10 Interrupt 1 Register Mask (09h) ................................................................................................. 41

10.11 Interrupt Register 1 Mode Registers MSB & LSB (0Ah,0Bh) ..................................................... 41

10.12 Interrupt 2 Register Mask (0Ch) ................................................................................................. 42

CS8420-CS 数据表(PDF) 2 Page - Cirrus Logic

CS8420-CS 数据表(HTML) 2 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载