| 数据搜索系统,热门电子元器件搜索 |
|
IDT7130LA55CGI 数据表(PDF) 15 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
IDT7130LA55CGI 数据表(HTML) 15 Page - Integrated Device Technology |
|
15 / 19 page ![]() 15 IDT7130SA/LA and IDT7140SA/LA High-Speed 1K x 8 Dual-Port Static SRAM Military, Industrial and Commercial Temperature Ranges tINS ADDR'A' INT'B' INTERRUPT ADDRESS tWC tAS R/ W'A' tWR 2689 drw 16 (3) (3) (2) (4) INT Set: Timing Waveform of Interrupt Mode(1) NOTES:. 1. All timing is the same for left and right ports. Port “A” may be either left or right port. Port “B” is the opposite from port “A”. 2. See Interrupt Truth Table II. 3. Timing depends on which enable signal ( CE or R/W) is asserted last. 4. Timing depends on which enable signal ( CE or R/W) is de-asserted first. INT Clear: AC Electrical characteristics Over the Operating Temperature and Supply Voltage Range(1) NOTES: 1. 'X' in part numbers indicates power rating (SA or LA). 7130X55 7140X55 Com'l, Ind & Military 7130X100 7140X100 Com'l, Ind & Military Symbol Parameter Min. Max. Min. Max. Unit INTERRUPT TIMING tAS Address Set-up Time 0 ____ 0 ____ ns tWR Write Recovery Time 0 ____ 0 ____ ns tINS Interrupt Set Time ____ 45 ____ 60 ns tINR Interrupt Reset Time ____ 45 ____ 60 ns 2689 tbl 12b tRC INTERRUPT CLEAR ADDRESS ADDR'B' OE'B' tINR INT'A' 2689 drw 17 tAS (3) (3) |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |