数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCA9665PW 数据表(PDF) 13 Page - NXP Semiconductors

部件名 PCA9665PW
功能描述  Fm parallel bus to I2C-bus controller
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCA9665PW 数据表(HTML) 13 Page - NXP Semiconductors

Back Button PCA9665PW Datasheet HTML 9Page - NXP Semiconductors PCA9665PW Datasheet HTML 10Page - NXP Semiconductors PCA9665PW Datasheet HTML 11Page - NXP Semiconductors PCA9665PW Datasheet HTML 12Page - NXP Semiconductors PCA9665PW Datasheet HTML 13Page - NXP Semiconductors PCA9665PW Datasheet HTML 14Page - NXP Semiconductors PCA9665PW Datasheet HTML 15Page - NXP Semiconductors PCA9665PW Datasheet HTML 16Page - NXP Semiconductors PCA9665PW Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 91 page
background image
PCA9665_2
© NXP B.V. 2006. All rights reserved.
Product data sheet
Rev. 02 — 7 December 2006
13 of 91
NXP Semiconductors
PCA9665
Fm+ parallel bus to I2C-bus controller
7.3.2.3
The Clock Rate registers, I2CSCLL and I2CSCLH (indirect addresses 02h and 03h)
I2CSCLL and I2CSCLH are 8-bit read/write registers. They define the data rate for the
PCA9665 when used as a bus master. The actual frequency is determined by tHIGH (time
where SCL is HIGH), tLOW (time where SCL is LOW), tr (rise time), and tf (fall time) values.
tHIGH and tLOW are calculated based on the values that are programmed into I2CSCLH
and I2CSCLL registers and the internal oscillator frequency. tr and tf are
system/application dependent.
with Tosc = internal oscillator period = 35 ns ± 5ns
Remark: The I2CMODE register needs to be programmed before programming the
I2CSCLL and I2CSCLH registers in order to know which I2C-bus mode is selected. See
Section 7.3.2.6 “The I2C-bus mode register, I2CMODE (indirect address 06h)” for more
detail.
Standard-mode is the default selected mode at power-up or after reset.
Table 17.
I2CSCLL - Clock Rate Low register (indirect address 02h) bit allocation
7
6
5
4
3
2
1
0
L7
L6
L5
L4
L3
L2
L1
L0
Table 18.
I2CSCLL - Clock Rate Low register (indirect address 02h) bit description
Bit
Symbol
Description
7:0
L[7:0]
Eight bits defining the LOW state of SCL.
Table 19.
I2CSCLH - Clock Rate High register (indirect address 03h) bit allocation
7
6
5
4
3
2
1
0
H7
H6
H5
H4
H3
H2
H1
H0
Table 20.
I2CSCLH - Clock Rate High register (indirect address 03h) bit description
Bit
Symbol
Description
7:0
H[7:0]
Eight bits defining the HIGH state of SCL.
f
SCL
1
T
osc I 2CSCLL
I 2CSCLH
+
() t
r
t
f
++
-----------------------------------------------------------------------------------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com