| 数据搜索系统,热门电子元器件搜索 |
|
FAN-7011H-R 数据表(PDF) 3 Page - Arista Networks, Inc |
|
|
|||||||||||||||||||||||||||||
FAN-7011H-R 数据表(HTML) 3 Page - Arista Networks, Inc |
|
3 / 11 page ![]() High Availability and Flexibility The Arista 7130LBR Series were designed for exible deployment and continuous operations with system wide monitoring of both hardware and software components, simple serviceability and provisioning to prevent single points of failure. Key features include: • AC and DC power supply options • Front to Rear cooling with dynamic temperature control. • Redundant, color coded, eld serviceable power and cooling subsystems: • 1+1 hot-swappable platinum rated power supplies • N+1 hot-swappable fans • Live software patching • Self healing software with Stateful Fault Repair (SFR) 7130LBR Series | Platform Overview Data Sheet Custom Applications & FPGA Development Kit FPGA developers can write custom applications for the 7130LBR Series with Arista’s FPGA Development Kit (FDK). The FDK includes API documentation, sample code, and IP cores to streamline development. Arista development toolkits enable complete and unfettered access to the facilities provided by the in-system FPGAs. Precision Timing (IEEE 1588v2 and PPS) To meet the stringent timing and synchronization requirements in nancial markets, telecom, and media & entertainment networks, Arista’s 7130LBR delivers high precision in-band time and frequency distribution support via Precision Time Protocol (PTP, IEEE 1588v2) with optional Pulse-Per-Second (PPS) inputs for added accuracy. Leveraging a high stability on-board oscillator, 7130LBRs can achieve picosecond-level time synchronization. The 7130LBR features two front-panel SMA PPS inputs, with optional primary/secondary failover for added resiliency. An internal PPS distribution network delivers PPS signals to each application FPGA. Two front-panel SMA outputs can forward PPS or output the internal 10Mhz clock to downstream systems. IP Core Features 10GbE MAC/PHY • Ultra low latency 10GbE ethernet PCS/PMA and MAC • 10GbE & 1GbE support • AXI4 stream interface • Register interface for counters and link status 25GbE MAC/PHY • Ultra low latency 25GbE ethernet PCS/PMA and MAC • 25GbE support • AXI4 stream interface • Register interface for counters and link status Timestamper • Complete precision timestamping system • Includes timestamper core + sync & control daemon • PPS synchronization • Example Start-of-Frame timestamping application Mux • 10GbE packet multiplexer • Con gurable scheduling algorithms • Advanced eXtensible Interface (AXI4) streaming inputs • Status and packet counters • Storm control |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |