TDA4AEN...Q1 datasheet(198/236 Pages) TI

198 / 236 page

6.9.5.19 OSPI

OSPI0 offers two data capture modes, PHY mode and Tap mode.

PHY mode uses an internal reference clock to transmit and receive data via a DLL based PHY, where each

reference clock cycle produces a single cycle of OSPI0_CLK for Single Data Rate (SDR) transfers or a half

cycle of OSPI0_CLK for Double Data Rate (DDR) transfers. PHY mode supports four clocking topologies

for the receive data capture clock. Internal PHY Loopback - uses the internal reference clock as the PHY

receive data capture clock. Internal Pad Loopback - uses OSPI0_LBCLKO looped back into the PHY from the

OSPI0_LBCLKO pin as the PHY receive data capture clock. External Board Loopback - uses OSPI0_LBCLKO

looped back into the PHY from the OSPI0_DQS pin as the PHY receive data capture clock. DQS - uses the DQS

output from the attached device as the PHY receive data capture clock. SDR transfers are not supported when

using the Internal Pad Loopback and DQS clocking topologies. DDR transfers are not supported when using the

Internal PHY Loopback or Internal Pad Loopback clocking topologies.

Tap mode uses an internal reference clock with selectable taps to adjusted data transmit and receive capture

delays relative to OSPI0_CLK, which is a divide by 4 of the internal reference clock for SDR transfers or a divide

by 8 of the internal reference clock for DDR transfers. Tap mode only supports one clocking topology for the

receive data capture clock. No Loopback - uses the internal reference clock as the Tap receive data capture

clock. This clocking topology supports a maximum internal reference clock rate of 200MHz, which produces an

OSPI0_CLK rate up to 50MHz for SDR mode or 25MHz for DDR mode.

For more information, see Octal Serial Peripheral Interface (OSPI) section in Peripherals chapter in the device

TRM.

For more details about features and additional description information on the device Octal Serial Peripheral

Interface, see the corresponding subsections within Signal Descriptions and Detailed Description sections.

Section 6.9.5.19.1 defines timing requirements and switching characteristics associated with PHY mode and

Section 6.9.5.19.2 defines timing requirements and switching characteristics associated with Tap mode.

Table 6-112 presents timing conditions for OSPI0.

Table 6-112. OSPI0 Timing Conditions

PARAMETER

MODE

MIN

MAX UNIT

INPUT CONDITIONS

SRI

Input slew rate

V/ns

OUTPUT CONDITIONS

Output load capacitance

PCB CONNECTIVITY REQUIREMENTS

td(Trace Delay)

Propagation delay of OSPI0_CLK trace

No Loopback

Internal PHY Loopback

Internal Pad Loopback

450

Propagation delay of OSPI0_LBCLKO

trace

External Board Loopback

2L(1) - 30

2L(1) + 30

Propagation delay of OSPI0_DQS trace

DQS

L(1) - 30

L(1) + 30

td(Trace Mismatch

Delay)

Propagation delay mismatch of

OSPI0_D[7:0] and OSPI0_CSn[3:0]

relative to OSPI0_CLK

All modes

(1)

L = Propagation delay of OSPI0_CLK trace

TDA4VEN-Q1, TDA4AEN-Q1

SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024

www.ti.com

198

Submit Document Feedback

Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1

TDA4AEN...Q1 数据表(PDF) 198 Page - Texas Instruments

TDA4AEN...Q1 数据表(HTML) 198 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载