数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4AEN...Q1 数据表(PDF) 203 Page - Texas Instruments

部件名 TDA4AEN...Q1
功能描述  TDA4VEN, TDA4AEN Jacinto™ Processors
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4AEN...Q1 数据表(HTML) 203 Page - Texas Instruments

Back Button TDA4AEN...Q1 Datasheet HTML 199Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 200Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 201Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 202Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 203Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 204Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 205Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 206Page - Texas Instruments TDA4AEN...Q1 Datasheet HTML 207Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 203 / 236 page
background image
6.9.5.19.1.2 OSPI0 Without Data Training
Note
Timing parameters defined in this section are only applicable when data training is not implemented
and DLL delays are configured as described in Section 6.9.5.19.1.2.1 and Section 6.9.5.19.1.2.2.
6.9.5.19.1.2.1 OSPI0 PHY SDR Timing
Table 6-116 defines DLL delays required for OSPI0 PHY SDR Mode. Table 6-117, Figure 6-99, Figure 6-100,
Table 6-118, and Figure 6-101 present timing requirements and switching characteristics for OSPI0 PHY SDR
Mode.
Table 6-116. OSPI0 DLL Delay Mapping for PHY SDR Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG BIT FIELD
DELAY VALUE
Transmit
All modes
PHY_CONFIG_TX_DLL_DELAY_FLD,
0x0
Receive
All modes
PHY_CONFIG_RX_DLL_DELAY_FLD
0x0
Table 6-117. OSPI0 Timing Requirements – PHY SDR Mode
see Figure 6-99 and Figure 6-100
NO.
MODE
MIN
MAX
UNIT
O19
tsu(D-CLK)
Setup time, OSPI0_D[7:0] valid before
active OSPI0_CLK edge
1.8V, SDR with Internal PHY Loopback
4.8
ns
3.3V, SDR with Internal PHY Loopback
5.19
ns
O20
th(CLK-D)
Hold time, OSPI0_D[7:0] valid after active
OSPI0_CLK edge
1.8V, SDR with Internal PHY Loopback
-0.5
ns
3.3V, SDR with Internal PHY Loopback
-0.5
ns
O21
tsu(D-LBCLK)
Setup time, OSPI0_D[7:0] valid before
active OSPI0_DQS edge
1.8V, SDR with External Board Loopback
0.6
ns
3.3V, SDR with External Board Loopback
0.9
ns
O22
th(LBCLK-D)
Hold time, OSPI0_D[7:0] valid after active
OSPI0_DQS edge
1.8V, SDR with External Board Loopback
1.7
ns
3.3V, SDR with External Board Loopback
2.0
ns
OSPI_CLK
OSPI_D[i:0]
OSPI_TIMING_05
O 9
1
O20
Figure 6-99. OSPI0 Timing Requirements – PHY SDR with Internal PHY Loopback
OSPI_DQS
OSPI_TIMING_06
O21
O 2
2
OSPI_D[i:0]
Figure 6-100. OSPI0 Timing Requirements – PHY SDR with External Board Loopback
www.ti.com
TDA4VEN-Q1, TDA4AEN-Q1
SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
203
Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com