CD74HC597M96G4 datasheet(7/18 Pages) TI

7 / 18 page

MR to Q7

tPLH, tPHL

CL = 50pF

4.5

CL = 15pF

Output Transition Time

tTLH, tTHL

CL = 50pF

4.5

Input Capacitance

CL = 50pF

Power Dissipation

Capacitance, (Notes 3, 4)

CPD

18.5

NOTES:

3. CPD is used to determine the dynamic power consumption, per package.

4. PD =CPD VCC

2 f

i + Σ (CL VCC

2 f

o) where: fi = Input Frequency, fo = Output Frequency, CL = Output Load Capacitance, VCC = Supply

Voltage.

Switching Speciﬁcations Input tr, tf = 6ns (Continued)

PARAMETER

SYMBOL

TEST

CONDITIONS

VCC (V)

25oC

-40oCto85oC -55oC to 125oC

UNITS

MIN

TYP

MAX

MIN

MAX

MIN

MAX

Test Circuits and Waveforms

NOTE: Outputs should be switching from 10% VCC to 90% VCC in

accordance with device truth table. For fMAX, input duty cycle = 50%.

FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND

PULSE WIDTH

NOTE: Outputs should be switching from 10% VCC to 90% VCC in

accordance with device truth table. For fMAX, input duty cycle = 50%.

FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND

PULSE WIDTH

FIGURE 3. HC TRANSITION TIMES AND PROPAGATION

DELAY TIMES, COMBINATION LOGIC

FIGURE 4. HCT TRANSITION TIMES AND PROPAGATION

DELAY TIMES, COMBINATION LOGIC

CLOCK

90%

50%

10%

GND

VCC

trCL

tfCL

50%

tWL

tWH

10%

tWL + tWH =

fCL

CLOCK

2.7V

1.3V

0.3V

GND

trCL = 6ns

tfCL = 6ns

1.3V

tWL

tWH

0.3V

tWL + tWH =

fCL

tPHL

tPLH

tTHL

tTLH

90%

50%

10%

50%

10%

INVERTING

OUTPUT

INPUT

GND

VCC

tr = 6ns

tf = 6ns

90%

tPHL

tPLH

tTHL

tTLH

2.7V

1.3V

0.3V

1.3V

10%

INVERTING

OUTPUT

INPUT

GND

tr = 6ns

tf = 6ns

90%

CD54HC597, CD74HC597, CD74HCT597

CD74HC597M96G4 数据表(PDF) 7 Page - Texas Instruments

CD74HC597M96G4 数据表(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

数据表下载

链接网址

CD74HC597M96G4 数据表(PDF) 7 Page - Texas Instruments

CD74HC597M96G4 数据表(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

数据表 下载

链接网址

数据表下载