4

 2005 Semtech Corp.

www.semtech.com

POWER MANAGEMENT

SC1185 & SC1185A

Note:

(1) All logic level inputs and outputs are open collector TTL compatible.

Pin Configuration

Ordering Information

Pin Descriptions

r

e

b

m

u

N

t

r

a

Pe

g

a

k

c

a

P

)

1

(

r

a

e

n

i

L

e

g

a

t

l

o

V

p

m

e

T

T

(

e

g

n

a

R

R

T

.

W

S

C

5

8

1

1

C

S

4

2

-

O

SV

5

.

2

V

5

.

1C

°

5

2

1

o

t

°

0

T

R

T

.

W

S

C

5

8

1

1

C

S

)

3

(

R

T

.

W

S

C

A

5

8

1

1

C

S

4

2

-

O

SV

5

.

2

V

5

.

1C

°

5

2

1

o

t

°

0

T

R

T

.

W

S

C

A

5

8

1

1

C

S

)

3

(

Notes:

(1) Only available in tape and reel packaging. A reel contains

1000 devices.

(2) SC1185A provides improved output tolerance. See Output

Voltage Table.

(3). Lead free product. This product is fully WEEE and RoHS

compliant.

#

n

i

Pe

m

a

N

n

i

Pn

o

i

t

c

n

u

F

n

i

P

1D

N

G

Ad

n

u

o

r

G

l

a

ti

g

i

D

d

n

a

g

o

l

a

n

A

l

a

n

g

i

S

ll

a

m

S

21

E

T

A

G1

O

D

L

t

u

p

t

u

O

e

v

i

r

D

e

t

a

G

31

S

O

D

L1

O

D

L

r

o

f

t

u

p

n

I

e

s

n

e

S

42

S

O

S

L2

O

D

L

r

o

f

t

u

p

n

I

e

s

n

e

S

5C

C

Ve

g

a

tl

o

V

t

u

p

n

I

6F

E

Rt

u

p

t

u

o

e

g

tl

o

V

e

c

n

e

r

e

f

e

R

d

e

r

e

f

f

u

B

7D

O

O

G

R

W

P

)

1

(

V

fi

h

g

i

h

,

t

u

p

t

u

o

c

i

g

o

l

r

o

t

c

e

ll

o

c

n

e

p

O

O

t

n

i

o

p

t

e

s

f

o

%

0

1

n

i

h

ti

w

8-

S

C)

e

v

it

a

g

e

n

(

t

u

p

n

I

e

s

n

e

S

t

n

e

r

r

u

C

9+

S

C)

e

v

it

i

s

o

p

(

t

u

p

n

I

e

s

n

e

S

t

n

e

r

r

u

C

0

1H

D

N

G

Ph

c

ti

w

S

e

d

i

S

h

g

i

H

r

o

f

d

n

u

o

r

G

r

e

w

o

P

1

1H

Dt

u

p

t

u

O

r

e

v

i

r

D

e

d

i

S

h

g

i

H

2

1L

D

N

G

Ph

c

t

w

S

e

d

i

S

w

o

L

r

o

f

d

n

u

o

r

G

r

e

w

o

P

3

1L

Dt

u

p

t

u

O

r

e

v

i

r

D

e

d

i

s

w

o

L

4

1L

T

S

Br

e

v

i

r

D

e

d

i

S

w

o

L

r

o

f

y

l

p

p

u

S

5

1H

T

S

Br

e

v

i

r

D

e

d

i

S

h

g

i

H

r

o

f

y

l

p

p

u

S

6

1N

E

)

1

(

.

n

o

it

a

r

e

p

o

l

a

m

r

o

n

r

o

f

n

e

p

o

r

o

h

g

i

H

.

r

e

t

r

e

v

n

o

c

e

h

t

n

w

o

d

s

t

u

h

s

w

o

l

c

i

g

o

L

7

1E

S

N

E

S

O

Vn

i

a

h

c

k

c

a

b

d

e

e

f

l

a

n

r

e

t

n

i

f

o

d

n

e

p

o

T

8

14

D

I

V

)

1

(

)

B

S

M

(

t

u

p

n

I

g

n

i

m

m

a

r

g

o

r

P

9

13

D

I

V

)

1

(

t

u

p

n

I

g

n

i

m

m

a

r

g

o

r

P

0

22

D

I

V

)

1

(

t

u

p

n

I

g

n

i

m

m

a

r

g

o

r

P

1

21

D

I

V

)

1

(

t

u

p

n

I

g

n

i

m

m

a

r

g

o

r

P

2

20

D

I

V

)

1

(

)

B

S

L

(

t

u

p

n

I

g

n

i

m

m

a

r

g

o

r

P

3

2V

O

D

Ln

o

it

c

e

s

O

D

L

r

o

f

V

2

1

+

4

22

E

T

A

G2

O

D

L

t

u

p

t

u

O

e

v

i

r

D

e

t

a

G

1

2

3

4

5

6

7

8

GATE2

AGND

TOP VIEW

(24 Pin SOIC)

13

14

15

16

LDOV

GATE1

VID0

LDOS1

VID1

LDOS2

VID2

VCC

VID3

REF

VID4

PWRGOOD

VOSENSE

CS-

9

10

22

EN

CS+

BSTH

PGNDH

21

18

17

19

20

11

12

24

BSTL

DH

DL

PGNDL

23