MNSC140CORE datasheet(13/88 Pages) FREESCALE

13 / 88 page

Power Signals

MSC8122 Technical Data, Rev. 13

Freescale Semiconductor

1-3

1.1 Power Signals

1.2 Clock Signals

1.3 Reset and Configuration Signals

Table 1-2.

Power and Ground Signal Inputs

Signal Name

Description

VDD

Internal Logic Power

VDD dedicated for use with the device core. The voltage should be well-regulated and the input should be provided with

an extremely low impedance path to the VDD power rail.

VDDH

Input/Output Power

This source supplies power for the I/O buffers. The user must provide adequate external decoupling capacitors.

VCCSYN

System PLL Power

VCC dedicated for use with the system Phase Lock Loop (PLL). The voltage should be well-regulated and the input

should be provided with an extremely low impedance path to the VCC power rail.

GND

System Ground

An isolated ground for the internal processing logic and I/O buffers. This connection must be tied externally to all chip

ground connections, except GNDSYN. The user must provide adequate external decoupling capacitors.

GNDSYN

System PLL Ground

Ground dedicated for system PLL use. The connection should be provided with an extremely low-impedance path to

ground.

Table 1-3.

Clock Signals

Signal Name

Type

Signal Description

CLKIN

Input

Clock In

Primary clock input to the MSC8122 PLL.

CLKOUT

Output

Clock Out

The bus clock.

Reserved

Input

Reserved. Pull down to ground.

Table 1-4.

Reset and Configuration Signals

Signal Name

Type

Signal Description

PORESET

Input

Power-On Reset

When asserted, this line causes the MSC8122 to enter power-on reset state.

RSTCONF

Input

Reset Configuration

Used during reset configuration sequence of the chip. A detailed explanation of its function is provided in

the MSC8122 Reference Manual. This signal is sampled upon deassertion of PORESET.

Note:

When PORESET is deasserted, the MSC8122 also samples the following signals:

• BM[0–2]—Selects the boot mode.

• MODCK[1–2]—Selects the clock configuration.

• SWTE—Enables the software watchdog timer.

• DSISYNC, DSI64, CNFGS, and CHIP_ID[0–3]—Configures the DSI.

Refer to Table 1-5 for details on these signals.

HRESET

Input/Output

Hard Reset

When asserted as an input, this signal causes the MSC8122 to enter hard reset state. After the device

enters a hard reset state, it drives the signal as an open-drain output.

SRESET

Input/Output

Soft Reset

When asserted as an input, this signal causes the MSC8122 to enter soft reset state. After the device

enters a soft reset state, it drives the signal as an open-drain output.

MNSC140CORE 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

MNSC140CORE 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表下载

链接网址

MNSC140CORE 数据表(PDF) 13 Page - Freescale Semiconductor, Inc

MNSC140CORE 数据表(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表 下载

链接网址

数据表下载