数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC312XDP512F0CAL 数据表(PDF) 85 Page - Freescale Semiconductor, Inc

部件名 PC312XDP512F0CAL
功能描述  Covers, S12XD, S12XB & S12XA Families
PDF  1350 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

PC312XDP512F0CAL 数据表(HTML) 85 Page - Freescale Semiconductor, Inc

Back Button PC312XDP512F0CAL Datasheet HTML 81Page - Freescale Semiconductor, Inc PC312XDP512F0CAL Datasheet HTML 82Page - Freescale Semiconductor, Inc PC312XDP512F0CAL Datasheet HTML 83Page - Freescale Semiconductor, Inc PC312XDP512F0CAL Datasheet HTML 84Page - Freescale Semiconductor, Inc PC312XDP512F0CAL Datasheet HTML 85Page - Freescale Semiconductor, Inc PC312XDP512F0CAL Datasheet HTML 86Page - Freescale Semiconductor, Inc PC312XDP512F0CAL Datasheet HTML 87Page - Freescale Semiconductor, Inc PC312XDP512F0CAL Datasheet HTML 88Page - Freescale Semiconductor, Inc PC312XDP512F0CAL Datasheet HTML 89Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 85 / 1350 page
background image
Chapter 2 Clocks and Reset Generator (S12CRGV6)
MC9S12XDP512 Data Sheet, Rev. 2.17
Freescale Semiconductor
85
2.3.2.1
CRG Synthesizer Register (SYNR)
The SYNR register controls the multiplication factor of the PLL. If the PLL is on, the count in the loop
divider (SYNR) register effectively multiplies up the PLL clock (PLLCLK) from the reference frequency
by 2 x (SYNR + 1). PLLCLK will not be below the minimum VCO frequency (fSCM).
NOTE
If PLL is selected (PLLSEL=1), Bus Clock = PLLCLK / 2
Bus Clock must not exceed the maximum operating system frequency.
Read: Anytime
Write: Anytime except if PLLSEL = 1
NOTE
Write to this register initializes the lock detector bit and the track detector
bit.
2.3.2.2
CRG Reference Divider Register (REFDV)
The REFDV register provides a finer granularity for the PLL multiplier steps. The count in the reference
divider divides OSCCLK frequency by REFDV + 1.
Read: Anytime
Write: Anytime except when PLLSEL = 1
NOTE
Write to this register initializes the lock detector bit and the track detector
bit.
76543210
R0
0
SYN5
SYN4
SYN3
SYN2
SYN1
SYN0
W
Reset
00000000
= Unimplemented or Reserved
Figure 2-4. CRG Synthesizer Register (SYNR)
76543210
R0
0
REFDV5
REFDV4
REFDV3
REFDV2
REFDV1
REFDV0
W
Reset
00000000
= Unimplemented or Reserved
Figure 2-5. CRG Reference Divider Register (REFDV)
PLLCLK
2xOSCCLKx
SYNR
1
+
()
REFDV
1
+
()
------------------------------------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com