STW81101ATR datasheet(24/48 Pages) STMICROELECTRONICS

24 / 48 page

I2C bus interface

STW81101

24/48

I2C bus interface

The I2C bus interface is selected by hardware connection of the pin #21 (DBUS_SEL) to 0 V.

Data is transmitted from microprocessor to the STW81101 through the 2-wire (SDA and

SCL) I2C bus interface. The STW81101 is always a slave device.

The I2C bus protocol defines any device that sends data on the bus as a transmitter, and

any device that reads the data as a receiver. The device controlling the data transfer is the

master, and the others are slaves. The master always initiates the transfer and provides the

serial clock for synchronization.

6.1

General features

6.1.1

Data validity

Data changes on the SDA line must only occur when the SCL is low. SDA transitions while

the clock is high are used to identify a START or STOP condition.

Figure 20.

Data validity

6.1.2

START and STOP conditions

START condition

A START condition is identified by a transition of the data bus SDA from high to low while the

clock signal SCL is stable in the high state. A START condition must precede any data

transfer command.

STOP condition

A STOP condition is identified by a transition of the data bus SDA from low to high while the

clock signal SCL is stable in the high state. A STOP condition terminates communications

between the STW81101 and the bus master.

PC00406

SDA

SCL

Data line

Change

Stable data

data

Valid

allowed

STW81101ATR 数据表(PDF) 24 Page - STMicroelectronics

STW81101ATR 数据表(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载