数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PEX8517 数据表(PDF) 2 Page - PLX Technology

部件名 PEX8517
功能描述  Flexible & Versatile PCI Express짰 Switch
PDF  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PLX [PLX Technology]
网页  http://www.plxtech.com
标志 PLX - PLX Technology

PEX8517 数据表(HTML) 2 Page - PLX Technology

  PEX8517 Datasheet HTML 1Page - PLX Technology PEX8517 Datasheet HTML 2Page - PLX Technology PEX8517 Datasheet HTML 3Page - PLX Technology PEX8517 Datasheet HTML 4Page - PLX Technology PEX8517 Datasheet HTML 5Page - PLX Technology  
Zoom Inzoom in Zoom Outzoom out
 2 / 5 page
background image
Flexible & Versatile PCI Express
® Switch
Features
PEX 8517 General Features
o
16-lane PCI Express switch
-
Integrated SerDes
o
Up to five configurable ports
o
27mm x 27mm, 312-ball PBGA
package
o
Typical Power: 2.6 Watts
PEX 8517 Key Features
o
Standards Compliant
-
PCI Express Base Specification, r1.1
-
Standard SHPC Specification, r1.1
(hot-plug)
o
High Performance
-
Non-blocking internal architecture
-
Full line rate on all ports
-
Cut-Thru latency: 150ns
o
Non-Transparent Bridging
-
Configurable Non-Transparent port
for Multi-Host or Intelligent I/O
Support
o
Flexible Configuration
-
Five highly flexible & configurable
ports (x1, x2, x4, or x8)
-
Configurable with strapping pins,
EEPROM, I
2C, or Host software
-
Lane and polarity reversal
o
PCI Express Power Management
-
Link power management states: L0,
L0s, L1, L2/L3 Ready, L2 and L3
-
Device states: D0 and D3hot
o
Quality of Service (QoS)
-
Two Virtual Channels per port
-
Eight Traffic Classes per port
-
Fixed and Round-Robin Virtual
Channel Port Arbitration
o
Reliability, Availability, Serviceability
-
4 Standard Hot-Plug Controllers
-
Upstream port as hot-plug client
-
Transaction Layer end-to-end CRC
-
Poison bit
-
Advanced Error Reporting
-
Lane Status bits and GPO available
-
Per port error diagnostics
• Bad DLLPs
• Bad TLPs
• CRC errors
-
JTAG boundary scan
Multi-purpose, Feature Rich ExpressLane™ PCI Express Switch
The ExpressLane PEX 8517 device offers PCI Express switching capability
enabling users to add scalable high bandwidth, non-blocking interconnection
to a wide variety of applications including servers, storage systems,
communications platforms, blade servers, and embedded-control
products. The PEX 8517 is well suited for fan-out, aggregation, peer-to-
peer, and intelligent I/O module applications.
Highly Flexible Port Configurations
The PEX 8517 offers highly configurable ports. There are a maximum of five
ports that can be configured to any legal width from x1 to x8, in any
combination to support your specific bandwidth needs. The ports can be
configured for symmetric (each port having the same lane width and traffic
load) or asymmetric (ports having different lane widths) traffic. In the event
of asymmetric traffic, the PEX 8517 features a flexible central packet
memory that allocates a memory buffer for each port as required by the
application or endpoint. This buffer allocation along with the device's
flexible packet flow control minimizes bottlenecks when the upstream and
aggregated downstream bandwidths do not match (are asymmetric). Any of
the ports can be designated as the upstream port, which can be changed
dynamically.
End-to-end Packet Integrity
The PEX 8517 provides end-to-end CRC protection (ECRC) and Poison bit
support to enable designs that require guaranteed error-free packets. These
features are optional in the PCI Express specification, but PLX provides
them across its entire ExpressLane switch product line.
Non-Transparent “Bridging” in a PCI Express Switch
The PEX 8517 supports full non-transparent bridging (NTB) functionality to
allow implementation of multi-host systems and intelligent I/O modules in
applications such as communications, storage, and blade servers. To
ensure quick product migration, the non-transparency features are
implemented in the same fashion as in standard PCI applications.
Non-transparent bridges allow systems to isolate memory domains by
presenting the processor subsystem as an endpoint, rather than another
memory system. Base address registers are used to translate addresses;
doorbell registers are used to send interrupts between the address domains;
and scratchpad registers are accessible from both address domains to allow
inter-processor communication.
Two Virtual Channels
The ExpressLane PEX 8517 switch supports two full-featured Virtual
Channels (VCs) and eight Traffic Classes (TCs). The mapping of Traffic
Classes to port-specific Virtual Channels allows for different mappings for
different ports. In addition, the devices offer user-selectable Virtual Channel
arbitration algorithms to enable users to fine tune the Quality of Service
(QoS) required for a specific application.
PEX 8517
Version 1.6 2007



Html Pages

1 2 3 4 5


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com