数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PEX8525 数据表(PDF) 3 Page - PLX Technology

部件名 PEX8525
功能描述  High-Performance 24-lane, 5-port PCIe Switch
PDF  4 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PLX [PLX Technology]
网页  http://www.plxtech.com
标志 PLX - PLX Technology

PEX8525 数据表(HTML) 3 Page - PLX Technology

  PEX8525 Datasheet HTML 1Page - PLX Technology PEX8525 Datasheet HTML 2Page - PLX Technology PEX8525 Datasheet HTML 3Page - PLX Technology PEX8525 Datasheet HTML 4Page - PLX Technology  
Zoom Inzoom in Zoom Outzoom out
 3 / 4 page
background image
PLX Confidential
four x4 downstream ports. The downstream ports can be
of differing widths if required.
Almost all (non x86 based) high-end microprocessor
manufacturers are offering PCI Express interfaces. The
PEX 8525 can be directly connected to a processor to
fan-out its PCIe port to a larger number of ports for
enhanced connectivity as illustrated in Figure 3.
x4
x4
x4
x4
MIPS or
PowerPC
MIPS or
PowerPC
PEX 8525
PEX 8525
x8
x4
x4
x4
x4
MIPS or
PowerPC
MIPS or
PowerPC
MIPS or
PowerPC
MIPS or
PowerPC
PEX 8525
PEX 8525
PEX 8525
PEX 8525
x8
Figure 3. Fan out for PowerPC/MIPS CPUs
Embedded Systems
The PEX 8525 can also be utilized in embedded
applications. Figure 4 shows several independent
modules connecting through the PEX 8525. The port
widths for each module can be configured as required.
The peer-to-peer communication feature of the PEX
8525 allows these modules to communicate with each
other without any centralized control.
Local Bus
Local Bus
CPU Bus
x8
x4
x4
x8
PEX 8525
PEX 8525
PEX 8525
PEX 8525
FPGA/ASIC
FPGA/ASIC
FPGA/ASIC
FPGA/ASIC
FPGA/ASIC
FPGA/ASIC
FPGA/ASIC
FPGA/ASIC
CPU
CPU
CPU
CPU
Control
Control
Control
Control
DSP
DSP
DSP
DSP
CPU
CPU
CPU
CPU
Sensor
Sensor
Sensor
Sensor
Bridge
Bridge
Bridge
Bridge
Bridge
Bridge
Bridge
Bridge
Bridge
Bridge
Bridge
Bridge
Bridge
Bridge
Bridge
Bridge
Figure 4. Embedded Systems
Peer to Peer Communication
Figure 5 represents a backplane where the PEX 8525
provides peer-to-peer data exchange for up to four line
cards where the CPU/Host plays the management role.
x8
Host
Host
Host
Host
x4
PEX 8525
PEX 8525
PEX 8525
PEX 8525
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
x4
x4
x4
x4
Figure 5. Peer-to-Peer Usage
Graphics Fan-out Switch
As PCIe based graphics cards become more mainstream,
it will be necessary to take a x8 port on the root complex
device and fan it out to two x8 ports for dual graphics
applications. Root Complex (Northbridge) devices are
available with multiple PCIe ports. These ports can be
further expanded to connect to a larger number of I/Os
or to support dual-graphics using the PEX 8525 as
shown in Figure 6. In this dual graphics application
example, a x8 port on the root complex device is fanning
out to two PCIe graphics cards via x8 links. The figure
also shows how some of the ports can be bridged to
provide PCI or PCI-X slots through the use of the
ExpressLane PEX 8114 and PEX 8111 PCIe bridging
devices.
x1
PEX
8111
PEX 8532
PEX 8114
PEX 8114
PEX 8525
PEX 8525
x8
x8
PEX 8111
PEX 8111
x4
x1
x8
PEX 8516
PEX 8516
CPU
CPU
x8
Memory
Memory
HDD
HDD
GbE
GbE
USB
USB
PCI
PCI
Root
Complex
Root
Complex
South
Bridge
South
Bridge
x1
PEX
8111
PEX 8532
PEX 8114
PEX 8114
PEX 8114
PEX 8114
PEX 8525
PEX 8525
PEX 8525
PEX 8525
x8
x8
PEX 8111
PEX 8111
PEX 8111
PEX 8111
x4
x1
x8
PEX 8516
PEX 8516
PEX 8516
PEX 8516
CPU
CPU
CPU
CPU
x8
Memory
Memory
Memory
Memory
HDD
HDD
GbE
GbE
USB
USB
PCI
PCI
HDD
HDD
HDD
HDD
GbE
GbE
GbE
GbE
USB
USB
USB
USB
PCI
PCI
PCI
PCI
Root
Complex
Root
Complex
Root
Complex
Root
Complex
South
Bridge
South
Bridge
Figure 6. Dual Graphics Fan-out
PCI Express Port Expansion
The PEX 8525 enables designers to take, for example,
two x8 PCIe ports and expand them into eight
downstream ports. Some of these PCIe ports can be
bridged to PCI or PCI-X using bridging products from
PLX. Figure 7 illustrates one of the many configurations
the PEX 8525 can support.
HDD
HDD
GbE
GbE
USB
USB
PCI
PCI
HDD
HDD
HDD
HDD
GbE
GbE
GbE
GbE
USB
USB
USB
USB
PCI
PCI
PCI
PCI
North
Bridge
North
Bridge
North
Bridge
North
Bridge
Memory
Memory
Memory
Memory
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
CPU
South
Bridge
South
Bridge
South
Bridge
South
Bridge
PEX 8525
PEX 8525
PEX 8525
PEX 8525
PEX 8111
PEX 8111
PEX 8111
PEX 8111
PEX 8114
PEX 8114
PEX 8114
PEX 8114
x8
x4
x4
x4
x4
x8
x4
x4
x1
x4
PEX 8525
PEX 8525
PEX 8525
PEX 8525
Figure 7. PCIe Port Expansion



Html Pages

1 2 3 4


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com