DAC8564IBPW datasheet(28/46 Pages) TI

28 / 46 page

www.ti.com

DAC8564

SBAS403A – JUNE 2007 – REVISED NOVEMBER 2007

LD1 (DB21) and LD0 (DB20) control the loading of

DB21 = 0 and DB20 = 1: Single-channel update.

each analog output with the specified 16-bit data

The data buffer and DAC register corresponding to a

value or power-down command. Bit DB19 must

DAC selected by DB18 and DB17 update with the

always be '0'. The DAC channel select bits (DB18,

contents of SR data (or power-down).

DB17)

control

the

destination

the

data

(or

DB21 = 1 and DB20 = 0: Simultaneous update. A

power-down command) from DAC A through DAC D.

channel selected by DB18 and DB17 updates with

The final control bit, PD0 (DB16), selects the

the SR data; simultaneously, all the other channels

power-down mode of the DAC8564 channels as well

update with previously stored data (or power-down)

as the power-down mode of the internal reference.

from data buffers.

The DAC8564 supports a number of different load

DB21 = 1 and DB20 = 1: Broadcast update. All the

commands. The load commands include broadcast

DAC8564s on the SPI bus respond, regardless of

commands to address all the DAC8564s on an SPI

address matching. If DB18 = 0, SR data are ignored

bus. The load commands are summarized as follows:

and any channels from all DAC8564s update with

previously stored data (or power-down). If DB18 = 1,

DB21 = 0 and DB20 = 0: Single-channel store. The

SR data (or power-down) update any channels of all

data buffer corresponding to a DAC selected by

DAC8564s in the system. This broadcast update

DB18 and DB17 updates with the contents of SR

feature allows the simultaneous update of up to 16

data (or power-down).

channels.

Refer to Table 5 for more information.

Table 5. Control Matrix for the DAC8564

DB23

DB22

DB21

DB20

DB19

DB18

DB17

DB16

DB15

DB14

DB13-DB0

LD 1

LD 0

DAC Sel 1

DAC Sel 0

PD0

MSB

MSB-1

MSB-2...LSB

(Address Select)

DESCRIPTION

0/1

This address selects 1 of 4 possible devices on a

See Below

single SPI data bus based on each device's address

pin(s) state.

Data

Write to buffer A with data

Data

Write to buffer B with data

Data

Write to buffer C with data

Data

Write to buffer D with data

Write to buffer (selected by DB17 and DB18) with

(00, 01, 10, or 11)

See Table 6

power-down command

A0 and A1 should

correspond to the

Write to buffer with data and load DAC (selected by

(00, 01, 10, or 11)

Data

package address

DB17 and DB18)

set via pins 13

Write to buffer with power-down command and load

and 14

(00, 01, 10, or 11)

See Table 6

DAC (selected by DB17 and DB18)

Write to buffer with data (selected by DB17 and DB18)

(00, 01, 10, or 11)

Data

and then load all DACs simultaneously from their

corresponding buffers

Write to buffer with power-down command (selected by

(00, 01, 10, or 11)

See Table 6

DB17 and DB18) and then load all DACs

simultaneously from their corresponding buffers

Broadcast Modes

Simultaneously update all channels of all DAC8554

devices in the system with data stored in each

channels data buffer

Data

Write to all devices and load all DACs with SR data

Write to all devices and load all DACs with power-down

See Table 6

command in SR

Submit Documentation Feedback

Product Folder Link(s): DAC8564

DAC8564IBPW 数据表(PDF) 28 Page - Texas Instruments

DAC8564IBPW 数据表(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

数据表下载

链接网址

DAC8564IBPW 数据表(PDF) 28 Page - Texas Instruments

DAC8564IBPW 数据表(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

数据表 下载

链接网址

数据表下载