数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TS3121AIYCT 数据表(PDF) 20 Page - STMicroelectronics

部件名 TS3121AIYCT
功能描述  Rail-to-rail, open-drain comparator with embedded fail-safe input/output
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

TS3121AIYCT 数据表(HTML) 20 Page - STMicroelectronics

Back Button TS3121AIYCT Datasheet HTML 16Page - STMicroelectronics TS3121AIYCT Datasheet HTML 17Page - STMicroelectronics TS3121AIYCT Datasheet HTML 18Page - STMicroelectronics TS3121AIYCT Datasheet HTML 19Page - STMicroelectronics TS3121AIYCT Datasheet HTML 20Page - STMicroelectronics TS3121AIYCT Datasheet HTML 21Page - STMicroelectronics TS3121AIYCT Datasheet HTML 22Page - STMicroelectronics TS3121AIYCT Datasheet HTML 23Page - STMicroelectronics TS3121AIYCT Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 34 page
background image
5
Application information
Overview
The TS3121 has an embedded fail-safe architecture. This feature allows power saving by dynamically turning on
and off the comparator as needed during operation. Due to the fail-safe design, the input and output pins can stay
biased while the power supply is disconnected (VCC = 0 V). The open-drain output stage allows the comparator to
be used in level shifting applications, where the output voltage range is independent from the supply.
Figure 47. Functional block diagram
Bias
+
V+
IN+
IN–
OUT
V-
Operating voltages
The TS3121 can operate from 1.7 V to 5.5 V and parameters are fully specified at 1.8 V, 3.3 V, and 5 V. The
specifications are guaranteed in the extended temperature range of -40 to +125 °C. The TS3121 features an
open-drain output stage that is decoupled from VCC. This allows output voltages from 0 V to 5.5 V, independent of
VCC. The rail-to-rail input stage is also decoupled from VCC, allowing the comparator to sustain input common-
mode voltages from 0 V to 5.5 V and independent of VCC.
Input offset voltage drift versus temperature
The input voltage drift variation versus temperature is defined as the offset variation related to the offset value
measured at 25 °C. The signal chain accuracy at 25 °C can be compensated during the production at the
application level. The maximum input voltage drift over the temperature enables the system designer to anticipate
the effect of temperature variations.
ΔVioΔV=maxVioT −Vio25°C
T−25°C
(1)
Where T = -40 °C and +125 °C. The datasheet maximum value is guaranteed by a measurement on a
representative sample size ensuring a Cpk (process capability index) greater than 1.3. The datasheet reports the
absolute worst-case value between -40 °C and +125 °C.
Resistor values for high-speed design
TS3121, TS3121A
Application information
DS14484 - Rev 2
page 20/34



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com