STLM75

DC and AC parameters

31/37

Figure 16.

Bus timing requirements sequence

Table 13.

AC characteristics

Sym

1.

Min

Max

Unit

SCL Clock Frequency

0

400

kHz

Time the bus must be free before a new transmission can start

1.3

µs

SDA and SCL Fall Time

300

ns

(2)

2.

Transmitter must internally provide a hold time to bridge the undefined region (300ns max) of the falling

edge of SCL.

Data Hold Time

0

µs

START Condition Hold Time (after this period the first clock pulse is

generated)

600

ns

Clock High Period

600

ns

Clock Low Period

1.3

µs

SDA and SCL Rise Time

300

ns

Data Setup Time

100

ns

START Condition Setup Time (only relevant for a repeated start

condition)

600

ns

STOP Condition Setup Time

600

ns

(3)

3.

For SMBus compatibility, the STLM75 supports bus time-out. Holding the SDA line low for a time greater

than time-out will cause the STLM75 to reset the SDA to the idle state of serial bus communication (SDA

set to high).

75

325

ms

AI00589

SDA

P

tSU:STO

tSU:STA

tHD:STA

SR

SCL

tSU:DAT

tF

tHD:DAT

tR

tHIGH

tLOW

tHD:STA

tBUF

S

P