TMP91CW60DFG datasheet(39/262 Pages) TOSHIBA

39 / 262 page

Page 36

2007-12-03

TMP91CW60

3.2.4

Detailed Description of the Transfer Mode Register

Note 1: “n” is the corresponding micro DMA channels 0 to 3.

DMADn+/DMASn+: Post-increment (Increment register value after transfer)

DMADn-/DMASn-: Post-decrement (Decrement register value after transfer)

The I/Os in the table mean fixed address and the memory means increment (INC) or decrement (DEC)

addresses.

Note 2: Execution time is under the condition of:

16-bit bus width (Both transfer and destination address area)/0 waits/

fc = 20 MHz/selected high-frequency mode (fc

× 1)

Note 3: Do not use an undefined code for the transfer mode register except for the defined codes listed in the

above table.

(DMAM0 to DMAM3)

Mode

Note: The upper three bit of data programmed to these registers must always be 0.

Transfer destination address INC mode・・・・・・・・・・I/O to memory

(DMADn+)

← (DMASn)

DMACn

← DMACn − 1

if DMACn = 0 then INTTC is generated

8 states (800 ns)

@ byte/word transfer

12 states (1200 ns)

@ 4-byte/word transfer

Transfer destination address DEC mode ・・・・・・・・・I/O to memory

(DMADn-)

← (DMASn)

DMACn

← DMACn − 1

if DMACn = 0 then INTTC is generated

8 states (800 ns)

@ byte/word transfer

12 states (1200 ns)

@ 4-byte/word transfer

Transfer source address INT mode・・・・・・・・・・・・memory to I/O

(DMADn)

← (DMASn+)

DMACn

← DMACn − 1

if DMACn = 0 then INTTC is generated

8 states (800 ns)

@ byte/word transfer

12 states (1200 ns)

@ 4-byte/word transfer

Transfer source address DEC mode ・・・・・・・・・・・memory to I/O

(DMADn)

← (DMASn-)

DMACn

← DMACn − 1

if DMACn = 0 then INTTC is generated

8 states (800 ns)

@ byte/word transfer

12 states (1200 ns)

@ 4-byte/word transfer

Address fixed mode・・・・・・・・・・・・・・・・・・・・・I/O to I/O

(DMADn)

← (DMASn)

DMACn

← DMACn − 1

if DMACn = 0 then INTTC is generated

8 states (800 ns)

@ byte/word transfer

12 states (1200 ns)

@ 4-byte/word transfer

010

Counter mode for counting number of times interrupt is generated

DMASn

← DMASn + 1

DMACn

← DMACn − 1

if DMACn = 0 then INTTC is generated

5 states

(500 ns)

Execution time

ZZ: 0 = Byte transfer, 1 = Word transfer, 2 = 4-byte transfer, 3 = Reserved

TMP91CW60DFG 数据表(PDF) 39 Page - Toshiba Semiconductor

TMP91CW60DFG 数据表(HTML) 39 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TMP91CW60DFG 数据表(PDF) 39 Page - Toshiba Semiconductor

TMP91CW60DFG 数据表(HTML) 39 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载