| 数据搜索系统,热门电子元器件搜索 |
|
AD9913/PCBZ1 数据表(PDF) 9 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9913/PCBZ1 数据表(HTML) 9 Page - Analog Devices |
|
9 / 32 page ![]() AD9913 Rev. 0 | Page 9 of 32 –50 –90 0 250 SYSTEM CLOCK (MHz) –55 –60 –65 –70 –75 –80 –85 50 100 150 200 39.88% 26.58% 10.21% Figure 10. SFDR vs. System Clock Frequency (PLL Bypassed) –100 –170 10 100M FREQUENCY (MHz) –110 –120 –130 –140 –150 –160 100 1k 10k 100k 1M 10M 92.3MHz 48.9MHz 23.1MHz 6.1MHz Figure 11. Residual Phase Noise vs. fOUT (PLL Bypassed) −150 −50 100 100M FREQUENCY (MHz) 1k 10k 100k 1M 10M −60 −70 −80 −90 −100 −110 −120 −130 −140 99MHz 12.5MHz 49MHz 25MHz Figure 12. Absolute Phase Noise vs. fOUT Using the Internal PLL (REF_CLK 25 MHz × 10 = 250 MHz Using PLL) –50 –90 00 fOUT (% of System Clock) .45 –55 –60 –65 –70 –75 –80 –85 0.05 0.10 0.15 0.20 0.25 0.30 0.35 0.40 REFSPUR PLL ×10 BYPASS Figure 13. SFDR Without the Internal PLL (REF_CLK = 25 MHz × 10 = 250 MHz Using PLL, 4 mA DAC Full-Scale Current) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |