数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST72F521 数据表(PDF) 193 Page - STMicroelectronics

部件名 ST72F521
功能描述  80/64-PIN 8-BIT MCU WITH 32 TO 60K FLASH/ROM, ADC, FIVE TIMERS, SPI, SCI, I2C, CAN INTERFACE
PDF  215 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST72F521 数据表(HTML) 193 Page - STMicroelectronics

Back Button ST72F521 Datasheet HTML 189Page - STMicroelectronics ST72F521 Datasheet HTML 190Page - STMicroelectronics ST72F521 Datasheet HTML 191Page - STMicroelectronics ST72F521 Datasheet HTML 192Page - STMicroelectronics ST72F521 Datasheet HTML 193Page - STMicroelectronics ST72F521 Datasheet HTML 194Page - STMicroelectronics ST72F521 Datasheet HTML 195Page - STMicroelectronics ST72F521 Datasheet HTML 196Page - STMicroelectronics ST72F521 Datasheet HTML 197Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 193 / 215 page
background image
ST72F521, ST72521B
193/215
12.12 10-BIT ADC CHARACTERISTICS
Subject to general operating conditions for VDD, fCPU, and TA unless otherwise specified.
Notes:
1. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k
Ω). Data
based on characterization results, not tested in production.
2. For Flash devices: injecting negative current on any of the analog input pins significantly reduces the accuracy of any
conversion being performed on any analog input. Analog pins of flash devices can be protected against negative injection
by adding a Schottky diode (pin to ground). Injecting negative current on digital input pins degrades ADC accuracy espe-
cially if performed on a pin close to the analog input pins. Any positive injection current within the limits specified for
IINJ(PIN) and ΣIINJ(PIN) in Section 12.8 does not affect the ADC accuracy.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fADC
ADC clock frequency
0.4
2
MHz
VAREF
Analog reference voltage
0.7*VDD ≤VAREF ≤VDD
3.8
VDD
V
VAIN
Conversion voltage range 1)
VSSA
VAREF
Ilkg
Positive input leakage current for analog
input
-40°C
≤TA≤85°C range
±250
nA
Other TA ranges
±1
µA
Negative input leakage current on ro-
bust analog pins (ROM devices only)2
VIN<VSS, | IIN |< 400µA
on adjacent robust ana-
log pin
56
µA
Ilkg
Positive input leakage current for analog
input
-40°C
≤TA≤85°C range
±250
nA
Other TA ranges
±1
µA
Negative input leakage current on ro-
bust analog pins (ROM devices only)2
VIN<VSS, | IIN |< 400µA
on adjacent robust ana-
log pin
56
µA
RAIN
External input impedance
see
Figure
110 and
Figure
1112)3)4)
k
CAIN
External capacitor on analog input
pF
fAIN
Variation freq. of analog input signal
Hz
CADC
Internal sample and hold capacitor
12
pF
tADC
Conversion time (Sample+Hold)
fCPU=8MHz, SPEED=0 fADC=2MHz
7.5
µs
tADC
- No of sample capacitor loading cycles
- No. of Hold conversion cycles
4
11
1/fADC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com