| 数据搜索系统,热门电子元器件搜索 |
|
TC74VCX573FK 数据表(PDF) 2 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TC74VCX573FK 数据表(HTML) 2 Page - Toshiba Semiconductor |
|
2 / 13 page ![]() TC74VCX573FT/FK 2007-10-19 2 Pin Assignment (top view) IEC Logic Level Truth Table Inputs OE LE D Outputs H X X Z L L X Qn L H L L L H H H X: Don’t care Z: High impedance Qn: Q outputs are latched at the time when the LE inputs is taken to a low logic level. System Diagram VCC 20 Q0 Q1 Q2 Q3 Q4 19 18 17 16 15 14 OE 1 2 3 4 5 6 7 D0 D1 D2 D3 D4 D5 Q5 8 9 10 D6 D7 GND 13 12 11 Q6 Q7 LE (1) (11) (2) (3) (4) (5) (6) (7) (8) (9) (19) (18) (17) (16) (15) (14) (13) (12) Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7 EN 1D C1 OE LE D0 D1 D2 D3 D4 D5 D6 D7 LE OE Q1 1 11 2 19 Q2 3 18 Q3 4 17 Q4 5 16 Q5 6 15 Q6 7 14 Q7 8 13 L Q D L Q D L Q D L Q D L Q D L Q D L Q D D1 D2 D3 D4 D5 D6 D7 9 12 L Q D Q0 D0 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |