数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADL6337ACRZA-R7 数据表(PDF) 38 Page - Analog Devices

部件名 ADL6337ACRZA-R7
功能描述  35 dB Gain, 500 MHz to 5200 MHz Transmit VGA
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADL6337ACRZA-R7 数据表(HTML) 38 Page - Analog Devices

Back Button ADL6337ACRZA-R7 Datasheet HTML 34Page - Analog Devices ADL6337ACRZA-R7 Datasheet HTML 35Page - Analog Devices ADL6337ACRZA-R7 Datasheet HTML 36Page - Analog Devices ADL6337ACRZA-R7 Datasheet HTML 37Page - Analog Devices ADL6337ACRZA-R7 Datasheet HTML 38Page - Analog Devices ADL6337ACRZA-R7 Datasheet HTML 39Page - Analog Devices ADL6337ACRZA-R7 Datasheet HTML 40Page - Analog Devices ADL6337ACRZA-R7 Datasheet HTML 41Page - Analog Devices ADL6337ACRZA-R7 Datasheet HTML 42Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 53 page
background image
Data Sheet
ADL6337
BASIC CONNECTIONS
analog.com
Rev. E | 38 of 53
Figure 121. Basic Connections
Table 18. Basic Connections
Functional Blocks
Pin No.
Mnemonic
Description
Basic Connection
5 V
11, 14
V50AMP1, V50AMP2
Amplifiers, analog supply voltage, 5 V
Decouple this pin via 10 pF, 0.1 µF
capacitors to ground. Ensure that the
decoupling capacitors are located close to
the pin.
Fast Attenuation
10, 9
ATTSEL1, ATTSEL2
Fast attenuation selection
RF Input
4, 5
RFIN_P, RFIN_N
RF inputs
Differential RF input.
RF Output
21
RFOUT
RFOUT
RF output, single-ended.
Serial Port
25
CS
Active-low chip select
1.8 V to 3.3 V tolerant logic levels.
27
SCLK
SPI clock
1.8 V to 3.3 V tolerant logic levels.
24
SDO
SPI data input
1.8 V to 3.3 V tolerant logic levels.
26
SDIO
SPI data output
1.8 V to 3.3 V tolerant logic levels.
V50BIAS
32
V50BIAS
Bias circuitry power supply (5.0 V)
Decouple this pin via 10 pF, 0.1 µF
capacitors to ground. Ensure that the
decoupling capacitors are located close to
the pin.
Chip Selection
29, 30, 31
CS_A2, CS_A1, CS_A0 SPI chip select (see the Configuring Multiple
Chips to Share the SPI Bus section for
information about the connections in a multiple
chip operation; ground these pins if unused)
Chip selection.
Device Enable
1
TXENP
Active high for normal operation
Ground
3, 6, 12, 13, 18, 19, 20, 22,
23
GND
Ground
Connect these pins to the ground of the
printed circuit board.
EPAD
Exposed pad
Exposed pad
Exposed pad
Exposed Pad 1. The exposed pad must
be connected to ground for electrical and
thermal purposes.
NIC
2, 7, 8, 15, 16, 17, 28
NIC
NIC
No internal connection. These pins have
no physical connection within the chip.
They can be grounded or floated.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com