数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STI5202 数据表(PDF) 6 Page - STMicroelectronics

部件名 STI5202
功能描述  Low-cost set-top box decoder for H.264 and Microsoft VC1
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STI5202 数据表(HTML) 6 Page - STMicroelectronics

  STI5202 Datasheet HTML 1Page - STMicroelectronics STI5202 Datasheet HTML 2Page - STMicroelectronics STI5202 Datasheet HTML 3Page - STMicroelectronics STI5202 Datasheet HTML 4Page - STMicroelectronics STI5202 Datasheet HTML 5Page - STMicroelectronics STI5202 Datasheet HTML 6Page - STMicroelectronics STI5202 Datasheet HTML 7Page - STMicroelectronics STI5202 Datasheet HTML 8Page - STMicroelectronics STI5202 Datasheet HTML 9Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 6 / 9 page
background image
Typical applications
STi5202
6/9
The audio subsystem includes:
Digital audio decoder
Support for all the most popular audio standards including WMA-9, WMA-9 Pro,
MPEG-1 layer I/II, MPEG-2 layer II, MPEG-2 AAC, MPEG-4 AAC LC 2-
channel/5.1 channel MPEG-4 AAC+SBR 2-channel/5.1 channel, Dolby® Digital
EX, Pro Logic® II, MLP™ and DTS®
PCM mixing with internal or external source and sample rate conversion
6- to 2-channel downmixing
PCM audio input
Independent multichannel PCM output, S/PDIF output and analog output
Stereo 24-bit audio DAC for analog output
IEC958/IEC1937 digital audio output interface (S/PDIF)
CSS/CPxM copy protection hardware
Available interfaces include:
External memory interface (EMI)
16-bit interface supporting ROM, flash, SFlash, SRAM, peripherals
Access in 5 banks
High speed synchronous mode for interconnecting two STi5202 devices
External microprocessor interface (EMPI)
32-bit MPX satellite, target-only interface
Synchronous operation at MPX clock speed, capable of 100 MHz
Local memory interface (LMI)
Interface (1 x 32-bit) for DDR1 200-MHz (DDR400) memories, supports 128-,
256-, 512-Mbit, and 1-Gbit devices
USB 2.0 host controller/PHY interface
100BT ethernet controller, MAC and MII/RMII
On-chip peripherals:
4 ASCs (UARTs) with Tx and Rx FIFOS, two of which can be used in smartcard
interfaces
2 smartcard interfaces and clock generators (improved to reduce external
circuitry)
3 SSCs for I²C/SPI master slaves interfaces
Serial communications interface (SCIF)
2 PWM outputs
Teletext serializer and DMA module
6 banks of general purpose I/O, 3.3 V tolerant
SiLabs line-side (DAA) interface
Modem analog front end (MAFE) interface
Infrared transmitter/receiver supporting RC5, RC6 and RECS80 codes
UHF remote receiver input interface
Interrupt level controller and external interrupts, 3.3 V tolerant
Low power/RTC/watchdog controller
Integrated VCXO



Html Pages

1 2 3 4 5 6 7 8 9


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com