数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DAC5652MPFBREP 数据表(PDF) 9 Page - Texas Instruments

部件名 DAC5652MPFBREP
功能描述  DUAL 10-BIT, 200 MSPS, DIGITAL-TO-ANALOG CONVERTER
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

DAC5652MPFBREP 数据表(HTML) 9 Page - Texas Instruments

Back Button DAC5652MPFBREP Datasheet HTML 5Page - Texas Instruments DAC5652MPFBREP Datasheet HTML 6Page - Texas Instruments DAC5652MPFBREP Datasheet HTML 7Page - Texas Instruments DAC5652MPFBREP Datasheet HTML 8Page - Texas Instruments DAC5652MPFBREP Datasheet HTML 9Page - Texas Instruments DAC5652MPFBREP Datasheet HTML 10Page - Texas Instruments DAC5652MPFBREP Datasheet HTML 11Page - Texas Instruments DAC5652MPFBREP Datasheet HTML 12Page - Texas Instruments DAC5652MPFBREP Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 30 page
background image
DAC5652-EP
www.ti.com
SGLS341C – JUNE 2006 – REVISED APRIL 2013
ELECTRICAL CHARACTERISTICS
Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA
(unless otherwise noted)
PARAMETER
MIN
TYP
MAX
UNIT
Digital Input
VIH
High-level input voltage
2
3.3
V
VIL
Low-level input voltage
0
0.8
V
IIH
High-level input current
±50
μA
IIL
Low-level input current
±10
μA
IIH(GSET)
High-level input current, GSET pin
7
μA
IIL(GSET)
Low-level input current, GSET pin
–80
μA
IIH(MODE)
High-level input current, MODE pin
–30
μA
IIL(MODE)
Low-level input current, MODE pin
–80
μA
CI
Input capacitance
5
pF
SWITCHING CHARACTERISTICS
Digital specifications over operating free-air temperature range, AVDD = DVDD = 3.3 V, IOUTFS = 20 mA
(unless otherwise noted)
PARAMETER
MIN
TYP
MAX
UNIT
Timing – Dual Bus Mode
tsu
Input setup time
1
ns
th
Input hold time
1
ns
tLPH
Input clock pulse high time
1
ns
tLAT
Clock latency (WRTA/B to outputs)(1)
4
4
clk
tPD
Propagation delay time
1.5
ns
Timing – Single Bus Interleaved Mode
tsu
Input setup time
0.5
ns
th
Input hold time
0.5
ns
tLAT
Clock latency (WRTA/B to outputs)(1)
4
4
clk
tPD
Propagation delay time
1.5
ns
(1)
Specified by design
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: DAC5652-EP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com