数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ES9016 数据表(PDF) 10 Page - ESS Technology,Inc

部件名 ES9016
功能描述  Ultra 32-bit Stereo Low Power Audio DAC
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ESS [ESS Technology,Inc]
网页  http://www.esstech.com
标志 ESS - ESS Technology,Inc

ES9016 数据表(HTML) 10 Page - ESS Technology,Inc

Back Button ES9016 Datasheet HTML 6Page - ESS Technology,Inc ES9016 Datasheet HTML 7Page - ESS Technology,Inc ES9016 Datasheet HTML 8Page - ESS Technology,Inc ES9016 Datasheet HTML 9Page - ESS Technology,Inc ES9016 Datasheet HTML 10Page - ESS Technology,Inc ES9016 Datasheet HTML 11Page - ESS Technology,Inc ES9016 Datasheet HTML 12Page - ESS Technology,Inc ES9016 Datasheet HTML 13Page - ESS Technology,Inc ES9016 Datasheet HTML 14Page - ESS Technology,Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 38 page
background image
3.2
March 26, 2021
ES9016K2M Datasheet
ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-
8800 • www.esstech.com
10
SERIAL CONTROL INTERFACE
The registers inside the chip are programmed via an I2C interface. The diagram below shows the timing for this interface.
The chip address can be set to 2 different settings via the “ADDR” pin. The table below summarizes this.
ADDR
CHIP ADDRESS
0
0x90
1
0x92
Notes:
1.
The
“ADDR” pin is used to create the CHIP ADDRESS. (0x90, 0x92)
2.
The first byte after the chip address is the “ADDRESS” this is the register address.
3.
The second byte after the CHIP ADDRESS
is the “DATA” this is the data to be programmed into the register at the
previous “ADDRESS”.
Start
Start
Start
Stop
Parameter
Symbol
Standard-Mode
Fast-Mode
Unit
MIN
MAX
MIN MAX
SCL Clock Frequency
fSCL
0
100
0
400
kHz
START condition hold time
tHD,STA
4.0
-
0.6
-
s
LOW period of SCL
tLOW
4.7
-
1.3
-
s
HIGH period of SCL
tHIGH
4.0
-
0.6
-
s
START condition setup time (repeat)
tSU,STA
4.7
-
0.6
-
s
SDA hold time from SCL falling
tHD,DAT
0.3
-
0.3
-
s
SDA setup time from SCL rising
tSU,DAT
250
-
100
-
ns
Rise time of SDA and SCL
tr
-
1000
300
ns
Fall time of SDA and SCL
tf
-
300
300
ns
STOP condition setup time
tSU,STO
4
-
0.6
-
s
Bus free-time between transmissions
tBUF
4.7
-
1.3
-
s
Capacitive load for each bus line
Cb
-
400
-
400
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com