| 数据搜索系统,热门电子元器件搜索 |
|
SLG51003 数据表(PDF) 39 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SLG51003 数据表(HTML) 39 Page - Renesas Technology Corp |
|
39 / 72 page ![]() SLG51003 Datasheet R16DS0379EU0100, Rev. 1.00 Sep 12, 2024 Page 39 There are two possible methods for clearing the event registers controlled by OTP bit I2C_CLR_MODE (register SYSCTL_SYS_CONF_D). ▪ CLR_MODE (= 0): each event or fault log register bit is cleared either when it is read or by writing a 1 to each bit. In this mode, the ‘read’ clears the entire register. This is the default mode. ▪ CLR_MODE (= 1): each event or fault log register bit is only cleared by writing a 1 to each bit. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |